登录
首页 » VHDL » 数字逻辑课程设计,用vhdl实现红外线传输系统的课程设计,下载验证通过...

数字逻辑课程设计,用vhdl实现红外线传输系统的课程设计,下载验证通过...

于 2023-07-10 发布 文件大小:4.00 kB
0 138
下载积分: 2 下载次数: 1

代码说明:

数字逻辑课程设计,用vhdl实现红外线传输系统的课程设计,下载验证通过-Digital logic course design, using vhdl infrared transmission system to achieve curriculum design, download verified by

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DE2_NIOSII_uCOSII_2012
    一个简单的UCOSII操作系统,在DE2上面调试通过(A simple UCOSII operating systems, debugging through the DE2 above)
    2012-08-20 10:48:08下载
    积分:1
  • matlab
    里面包含了三段代码,主要是用matlab产生高斯随机信号以及高斯白噪声和色噪声,然后计算其数字特征及对这些信号进行频谱分析和功率谱分析,里面还有关于低通滤波器的设计的简单说明(Which contains three sections of code using matlab Gaussian random signals and white Gaussian noise and color noise, and then to calculate the numerical characteristics and spectral analysis and power spectral analysis of these signals, there is also the low-pass filter design BRIEF DESCRIPTION OF)
    2020-09-22 15:17:51下载
    积分:1
  • Xilinx
    Xilinx的I2C总线控制器,verilog版本,文档号是XAPP333,可到Xilinx网上查找具体说明,有对应的VHDL版本的-Xilinx
    2022-07-04 07:06:06下载
    积分:1
  • Fun little FPGA that plays a portion of Habanera
    Fun little FPGA that plays a portion of Habanera
    2022-03-20 13:10:02下载
    积分:1
  • 8_BUS
    说明:  BUS documentation and map reffereces
    2020-06-25 19:40:02下载
    积分:1
  • This code that genetes a square, sawtooth and a triangular waveform. It is usefu...
    This code that genetes a square, sawtooth and a triangular waveform. It is useful for designing a function generator in VHDL.
    2022-07-04 20:04:24下载
    积分:1
  • 不足20元的PCI设计,含ABEL源代码。
    不足20元的PCI设计,含ABEL源代码。-PCI design less than 20Yuan ,including ABEL code
    2022-01-24 17:08:50下载
    积分:1
  • verilog例子资源,对于初学者很有帮助。
    verilog例子资源,对于初学者很有帮助。-verilog examples of resources are very useful for beginners.
    2023-08-15 15:30:03下载
    积分:1
  • M_M
    此为数学形态滤波器消燥的代码,用于一维信号,涉及一个具体的例子,需要的话可以自己修改,修改相应的结构元素。(This is a mathematical morphology filter away dry code, used to one dimensional signal, involving a concrete example, necessary can change ourselves, change the structure of the corresponding elements)
    2013-08-29 21:36:37下载
    积分:1
  • CPU-Verilog
    说明:  简单流水线CPU,使用 verilog实现,实现一条指令的整个流程(Implementation of Simple Pipeline CPU Verilog)
    2020-06-23 19:40:01下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载