登录
首页 » VHDL » 基于altera系列芯片lvds接口的fpga设计 verilog源码

基于altera系列芯片lvds接口的fpga设计 verilog源码

于 2023-08-31 发布 文件大小:433.88 kB
0 109
下载积分: 2 下载次数: 1

代码说明:

基于altera系列芯片lvds接口的fpga设计 verilog源码-Series altera-based chip interface lvds source fpga design verilog

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL的例子很多,没有试验,供大家参考
    很多VHDL例子,没有测试,供大家参考-VHDL many examples, there is no test, for your reference
    2022-02-03 19:06:54下载
    积分:1
  • SHIFT_8REG是8位的一个具有移位功能的寄存器,每一次数据打入都会从这个寄存器的最低位打入,并相应进行向左移位。 ODD_110BREG是一个3位的备...
    SHIFT_8REG是8位的一个具有移位功能的寄存器,每一次数据打入都会从这个寄存器的最低位打入,并相应进行向左移位。 ODD_110BREG是一个3位的备份寄存器,寄存器中存放的是奇数帧的同步头,也就是110。 EVEN_9BHREG是一个8位的备份寄存器,寄存器中存放的是偶数帧的同步头,也就是10011011。这两个寄存器的初始值在系统一开始就打入。 -SHIFT_8REG is eight with a displacement of the functional Register, Each will enter the data from the register into the lowest point, and the left shift accordingly. ODD_110BREG is a three backup Register, the Register is stored in the odd frame synchronization head, is 110. EVEN_9BHREG 8 is a backup Register, which register is kept even the first frame synchronization, is 10011011. This register the two initial value of the system into a start.
    2022-05-15 03:11:22下载
    积分:1
  • vhdl学习方法,含有大量的vhdl源代码,对vhdl的语法的介绍
    vhdl学习方法,含有大量的vhdl源代码,对vhdl的语法的介绍-VHDL source习laugh Yang, Yi bleed at the nose cavity submerged stresses measured tungsten Daitou VHDL, VHDL-Qin Pang Yang cavity cavity Geng Zhuang
    2023-07-17 16:40:03下载
    积分:1
  • TFT_CTRL_800_480_16bit
    文件用于驱动TFT屏,分辨率800*400,平台为quartus13,芯片为cycloneIV(The file is used to drive the TFT screen with a resolution of 800*400. The platform is quartus 13 and the chip is cyclone IV.)
    2019-04-12 09:22:29下载
    积分:1
  • all passed, I was carefully designed, fully meet the requirements of beginners....
    全部通过,是我的精心设计,完全满足初学者的要求。0-99自动记数-all passed, I was carefully designed, fully meet the requirements of beginners. 0-99 automatic counting
    2022-05-05 06:11:20下载
    积分:1
  • 2点基2 FFT
    此代码在FPGA使用VHDL了FFT的基本思想。
    2022-01-25 16:35:13下载
    积分:1
  • 实现
    Implementation of Image Processing Algorithms in FPGA Hardware.
    2023-02-08 15:20:04下载
    积分:1
  • Aluno
    Example of programming fifo in c
    2013-01-17 00:23:28下载
    积分:1
  • 30 vhdl source for the beginning of the study vhdl helpful, and can help to unde...
    三十个vhdl源码,对于刚开始学习vhdl的很有帮助,可以帮助理解数字电路-30 vhdl source for the beginning of the study vhdl helpful, and can help to understand digital circuit
    2022-06-13 15:54:10下载
    积分:1
  • Verilog--image-sample
    基于Verilog的图像采集、处理和存储程序,初学者参考,高手绕道。(Verilog-based image acquisition, processing and storage procedures, beginners reference, master bypass.)
    2021-04-16 11:48:54下载
    积分:1
  • 696518资源总数
  • 105949会员总数
  • 22今日下载