登录
首页 » VHDL » 使用CORDIC实现三角函数计算,使用VHDL语言实现

使用CORDIC实现三角函数计算,使用VHDL语言实现

于 2022-01-20 发布 文件大小:3.49 kB
0 121
下载积分: 1 下载次数: 1

代码说明:

利用cordic实现三角函数的计算,用vhdl实现-use cordic achieve trigonometry calculations, using achieve vhdl

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 29_ad9226_test
    说明:  用Verilog编写ad_9866的相应程序,在FPGA上实现相应功能(The corresponding program of ad_9866 is written with Verilog, and the corresponding functions are realized on the FPGA.)
    2019-06-24 16:43:27下载
    积分:1
  • 这是用VHDL编写的FPGA与计算机进行串口通信的程序和一个LED程序...
    这是用VHDL编写的FPGA与计算机进行串口通信的程序和一个LED程序-VHDL and FPGA prepared by the computer serial communication procedures and an LED procedures
    2022-01-25 15:54:47下载
    积分:1
  • Coding Files
    Floating Point FP multiplication is widely used in large set of scientific and signal processing computation. Multiplication is one of the common arithmetic operations in these computations. A high speed floating point double precision multiplier is implemented on a Virtex 6 FPGA. In addition, the proposed design is compliant with IEEE 754 format and handles over flow, under flow, rounding and various exception conditions. The design achieved the operating frequency of 414.714 MHz with an area of 648 slices.
    2017-12-13 23:58:23下载
    积分:1
  • In the Altera chip 2C35F672 platform FFT procedures DSPBuilder5.0, generated Ver...
    在Altera芯片2C35F672平台上的FFT程序,采用DSPBuilder5.0,生成Verilog文件。开发环境:QuartusII5.0。-In the Altera chip 2C35F672 platform FFT procedures DSPBuilder5.0, generated Verilog file. Development Environment: QuartusII5.0.
    2022-03-16 05:08:13下载
    积分:1
  • 93 std
    -- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit x k-bit Booth multiplier. -- the design makes use of the new shift operators available in the VHDL-93 std -- this design passes the Synplify synthesis check -- download from: www.fpga.com.cn & www.pld.com.cn--- Booth Multiplier-- This file contains a ll the entity-architectures for a complete-- k- bit x k-bit Booth multiplier.-- the design mak es use of the new shift operators available in th e VHDL-93 std-- this design passes the Synplify synthesis check-- download from : www.fpga.com.cn
    2022-02-25 16:35:00下载
    积分:1
  • LEON3开源源码
    leon32013年开源源码工程文件。LEON处理器系列是欧洲航空局的下属的研究所开发的32位的微处理器,应用在航天局的各种ASIC芯片内。目前有LEON2、LEON3系列。LEON系列处理器是一个可配置可综合适用于SoC设计中的微处理器核。LEON3处理器是一个使用SPARC V8(IEEE-1754)指令集的32位RISC处理器,它的源代码由可综合的VHDL代码构成。同时LEON系列处理器的性能也比较理想,可以达到大约0.85MIPS/MHz。更大的好处是LEON处理器是一个公开源代码,遵循GNU LGPL协议。任何人都可以在其网站上免费下载其硬件代码和各种开发软件工具与文档。并在自己的ASIC项目中使用
    2022-11-15 18:20:06下载
    积分:1
  • AWGN_VerilogDesign-master
    加性高斯白噪声生成的VERILOG实现,包含所有的testbench文件。可直接使用(Additive white gaussian noise generated VERILOG realized, including all testbench files. Can be used directly)
    2021-01-14 19:18:46下载
    积分:1
  • Hynix公司8M Byte SDR SDRAM的Verilog语言仿真实现
    Hynix公司8M Byte SDR SDRAM的Verilog语言仿真实现-Hynix" s 8M Byte SDR SDRAM Simulation of the Verilog language
    2022-01-27 22:19:48下载
    积分:1
  • AD9914原理图和gerber以及BOM表
    说明:  DDS VHDL include everything of dds AD9914
    2019-06-03 09:40:52下载
    积分:1
  • 频率计介绍了用VHDL语言编写的频率计的程序,详细编写了如何测频,如何计数频率。...
    频率计介绍了用VHDL语言编写的频率计的程序,详细编写了如何测频,如何计数频率。-Cymometer introduce VHDL language with the frequency of the procedure in detail how to prepare a frequency measurement, how to count the frequency.
    2023-05-28 07:15:03下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载