登录
首页 » VHDL » 本人初学VHDL时编的比较系统的VHDL源程序 巨实用

本人初学VHDL时编的比较系统的VHDL源程序 巨实用

于 2022-01-26 发布 文件大小:13.50 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

本人初学VHDL时编的比较系统的VHDL源程序 巨实用 -I am learning more systematic series of practical VHDL source Giant

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • this project is based on half adder ,full adder,half subtractor and full subtrac...
    this project is based on half adder ,full adder,half subtractor and full subtractor using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used. - this project is based on half adder ,full adder,half subtractor and full subtractor using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used.
    2022-12-30 21:40:03下载
    积分:1
  • fpga_security
    The use of FPGAs for cryptographic applications is highly attractive for a variety of reasons but at the same time there are many open issues related to the general security of FPGAs. This contribution attempts to provide a state-of-the-art description of this topic. First, the advantages of reconfigurable hardware for cryptographic applications are discussed from a systems perspective. Second, potential security problems of FPGAs are described in detail, followed by a proposal of a some countermeasure. Third, a list of open research problems is provided. Even though there have been many contributions dealing with the algorithmic aspects of cryptographic schemes implemented on FPGAs, this contribution appears to be the first comprehensive treatment of system and security aspects.
    2009-05-15 07:09:06下载
    积分:1
  • VHDL实现二维DCT变换
    本程序利用VHDL实现二维离散余弦变换,经本人测试,在Quartus II7.0软件上可正确仿真,希望大家积极采纳
    2022-02-06 07:06:17下载
    积分:1
  • VerilogHDL
    基于verilog convolutional coding 的卷积编码(verilog convolutional coding )
    2012-05-09 22:56:42下载
    积分:1
  • uart
    it contains pdf file which has vhdl program of uart (universal asynchoronus receiver and transmitter). which very simple and easy to understand
    2010-04-22 20:47:55下载
    积分:1
  • suijitu
    matlab随即图设计程序,应该比较有用,希望能申请会员成功吧。。(matlab then drawing design program)
    2013-04-25 10:49:07下载
    积分:1
  • 8psk
    在matlab中8psk的调制和解调仿真程序(the modulation and demodulation of 8psk)
    2013-05-02 09:54:07下载
    积分:1
  • Timing1111_Symcronization
    使用Verilog编写的时间同步模块,解决位同步问题,ISE12.2下编译通过(Time synchronization module written in Verilog, bit synchronization issues under ISE12.2 compiled by)
    2021-05-07 14:28:36下载
    积分:1
  • DAC_sinewave_timer_int
    8051 1Khz sine wave generator. make use of DAC0808 and timer 0 interrupt. Also single led is blinked continuously.
    2011-12-12 13:19:08下载
    积分:1
  • vmm_log
    vmm log 验证平台,采用vmm搭建 (vmm log verification platform, built by vmm)
    2011-04-30 20:02:06下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载