-
uart16550 ip core UART VHDL source code
uart16550 ip core 通用异步收发器vhdl源代码-uart16550 ip core UART VHDL source code
- 2022-07-11 01:23:07下载
- 积分:1
-
VGA字符显示VHDL程序
可以直接用于工程的设计与开发
VGA字符显示VHDL程序
可以直接用于工程的设计与开发-VGA display characters can be directly used for VHDL design and development
- 2022-01-24 18:21:47下载
- 积分:1
-
AD9914原理图和gerber以及BOM表
DDS VHDL include everything of dds
AD9914
- 2019-06-03 09:40:52下载
- 积分:1
-
compa
comparator code for micarowind
- 2015-03-28 17:18:49下载
- 积分:1
-
ByteBlasterII 下载线的制作
ByteBlasterII 下载线的制作-Download ByteBlasterII production line
- 2023-03-03 07:20:04下载
- 积分:1
-
libiio-0.15
说明: ad9361 matlab驱动代码,运行此代码可在matlab中控制AD9361(AD9361 matlab driver code, running this code can control AD9361 in MATLAB)
- 2020-07-25 12:38:44下载
- 积分:1
-
8B10B
以太网PHY层中的组成部分 8B10B编码器(Part of the Ethernet PHY layer in 8B10B encoder
)
- 2021-01-27 09:18:42下载
- 积分:1
-
verilog实现的1024位的大数模逆算法,引入RAM作为数据通道
verilog实现的1024位的大数模逆算法,引入RAM作为数据通道-verilog to achieve the 1024 Modular inverse algorithms, the introduction of RAM as a data channel
- 2022-12-18 20:35:03下载
- 积分:1
-
verilog-lfsr-master
Fully parametrizable combinatorial parallel LFSR/CRC module. Implements an unrolled LFSR next state computation. Includes full MyHDL testbench.
- 2020-06-24 21:40:01下载
- 积分:1
-
OFDM_618
说明: 基于FPGA的OFDM同步,包含时钟模块、ROM读取模块、峰值检测模块、帧同步模块(OFDM synchronization based on FPGA includes clock module, Rom reading module, peak detection module and frame synchronization module)
- 2020-08-12 16:41:34下载
- 积分:1