网站首页

Convolutional code encoder and Viterbi decoding to achieve

于 2022-01-28 发布文件大小:250.19 kB

 0  90

下载积分: 2 下载次数: 1

我要下载

代码说明：

卷积码编码及其Viterbi译码的实现-Convolutional code encoder and Viterbi decoding to achieve

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

VerilogDHL
VerilogHDL教程，很详细全面的Verilog教程，循序渐进，由浅入深，十分好的学习资料(VerilogHDL tutorial, very detailed and comprehensive Verilog tutorial, step by step, progressive approach, a very good learning materials)

2011-07-13 14:19:53下载

积分：1
BOOTH
基于BOOTH的32位快速乘法器的设计源码-BOOTH-based 32-bit fast multiplier design source

2022-02-16 09:50:44下载

积分：1
循环冗余校验码(试验报告)
循环冗余校验码(试验报告)-Cyclic Redundancy Check (pilot reports)

2022-03-18 10:59:43下载

积分：1
performance with rayleigh
说明： matlab bpsk with rayleigh performance expirement

2020-06-24 21:40:01下载

积分：1
这个代码是Verilog HDL。
this Code is in verilog HDL. This Code is for piplined processor with 4 opcode. this will work in three cycle latch, decode and exicute.. test bench for xilinx ise is laos given

2022-02-12 09:39:12下载

积分：1
坦克游戏的VHDL代码
坦克游戏用VHDL语言编写。Altera的随身携带套件DE1。PS2键盘接口和VGA

2022-03-14 20:16:04下载

积分：1
ddr_for_controller_and_phy
说明：这是本人曾经参与的一个DDR controller接口项目，主要是FPGA rtl实现，仅供参考。(This is a DDR controller interface project that I once participated in, mainly implemented by FPGA RTL, for reference only.)

2020-12-21 20:59:08下载

积分：1
多功能数字时钟功能齐全 vhdl fp
多功能数字时钟功能齐全 vhdl fp-Multi-functional digital clock vhdl fpaa

2022-06-26 19:16:17下载

积分：1
zhuangtai
状态机的典型饮用，可供学习模仿之用，四个状态，简单易学(State machine of the typical drinking, can be used to learn to imitate, four state, easy to learn)

2007-11-11 21:36:15下载

积分：1
SD_rtl
用verilog实现sd卡读写，亲测可用(Implementation of SD card read and write with Verilog)

2020-12-27 21:49:02下载

积分：1

696518资源总数
105540会员总数
37今日下载

Convolutional code encoder and Viterbi decoding to achieve

0 个回复

热门标签

热门下载