登录
首页 » VHDL » design of 1-bit memory using cmos logic

design of 1-bit memory using cmos logic

于 2022-02-04 发布 文件大小:1.42 MB
0 99
下载积分: 2 下载次数: 1

代码说明:

&单元格

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • RISC
    说明:  URISC的RTL级设计,Verilog代码(Design: URISC RTL Verilog)
    2019-06-16 23:07:39下载
    积分:1
  • MAX2 EPLD 的测试程序, VHDL语言编写.
    MAX2 EPLD 的测试程序, VHDL语言编写.-MAX2 EPLD testing code, VHDL language.
    2022-01-26 06:18:20下载
    积分:1
  • 基于FPGA控制的DDS波形发生器
    基于FPGA控制的DDS波形发生器,可在Cyclone IV系列板子上使用,已经过仿真验证(Based FPGA control DDS waveform generator in Cyclone IV series board on use, has been simulation)
    2017-03-17 11:08:39下载
    积分:1
  • FPGA 的数字传输比
    计算多少次,把小砂轮安装数字传输比率是车轮的在一个更大完全旋转旋
    2022-03-19 23:13:15下载
    积分:1
  • 通用:我新的FFT VHDL VHDL,我试图用Xilinx的FFT核,但当…
    FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity of the wrapper file.-FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho & .xco files. 2- I add the .xco & .vhd files to my project. 3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity o
    2022-06-20 20:06:05下载
    积分:1
  • imply logic
    由忆阻器机制设计蕴含逻辑,内含testbench仿真文件(Design implied logic by memristor mechanism, including testbench simulation file)
    2019-04-24 15:42:24下载
    积分:1
  • PLD与8051接口的参考设计 Xilinx提供的verilog源代码
    PLD与8051接口的参考设计 Xilinx提供的verilog源代码-PLD 8051 interface with the Xilinx Reference Design for the Verilog source code
    2022-05-12 14:58:28下载
    积分:1
  • new
    说明:  通过spi实现加速度计adxl357读取xyz三轴方向的加速度值(Accelerometers adxl357 read the acceleration value of XYZ three-axis direction through SPI)
    2021-03-23 08:49:15下载
    积分:1
  • TugasUAS_AuditTI_1504505017_Reguler
    ertyguhijop[lkjhvbn hiouopi][[poiuy
    2019-02-05 09:18:23下载
    积分:1
  • 74LS
    数字逻辑与系统的关于所有的器件74LS的介绍,功能表(Digital Logic and System devices 74LS on the introduction of all the menu)
    2010-12-30 17:27:19下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载