登录
首页 » VHDL » 硬件设计vhdl_cpu1,1。您可以复制和分发该副本…

硬件设计vhdl_cpu1,1。您可以复制和分发该副本…

于 2022-02-06 发布 文件大小:1.48 kB
0 182
下载积分: 2 下载次数: 1

代码说明:

硬件设计vhdl_cpu1,1. You may copy and distribute verbatim copies of this core, as long -- as this file, and the other associated files, remain intact and -- unmodified. Modifications are outlined below.-hardware design vhdl_cpu1, 1. You may copy and distribute verbatim copies of this core, as long-- as this file, and the other associated files, remain intact and-- unmodified. Modifications are outlined below.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DS1820
    DS18B20温度传感器,用verilog语言实现(DS18B20 temperature sensor, with the verilog language)
    2020-11-01 21:29:55下载
    积分:1
  • TOPSWITCH
    TOPSWITCH-Ⅱ系列芯片在功率集成开关电源中应用的研究-TOPSWITCH-Ⅱ series of chips in the power switching power supply in the application of integrated research
    2022-04-27 21:12:27下载
    积分:1
  • build a tv box on fpga cyclone 2
    build a tv box on fpga cyclone 2
    2022-03-10 23:00:00下载
    积分:1
  • 11880608svpwm
    正弦波电流驱动的无刷直流电机性能分析,通过分析方波电流驱动与正弦波电流比较,得出正弦波电流驱动电机性能较好(Sine wave current drive brushless DC motor performance analysis, by analyzing the square-wave current drive with sine wave current comparison, the sine-wave current drive motor performance is better)
    2013-06-17 11:16:46下载
    积分:1
  • VGA-VHDL-Design
    本文件给出了基于VHDL语言的VGA图像显示程序及其工程问件。(This document is presented based on VHDL language VGA image display program and the project asked the pieces.)
    2010-06-19 11:35:12下载
    积分:1
  • DAC5578_I2C
    TI公司的DAC5578驱动程序,经测试过的,CSDN资源分享(DAC5578 Driver of TI Company Tested and CSDN Resource Sharing)
    2020-06-18 21:40:01下载
    积分:1
  • 8b10b_encoder_and_decoder
    可编程器件厂商Altera出品的8b10b编码器源代码(Giga8b10b v10)
    2021-01-22 16:08:40下载
    积分:1
  • 用VHDL的玛摩尼的ASIC设计
    ASIC Design using VHDL by Shyam Mani
    2022-02-21 17:12:20下载
    积分:1
  • TMDXEVM6678L_EVM_A101-1_GBR
    TMS320C6678 EVM TMS320C6678 EVM GOOD(TMS320C6678 EVM GOOD TMS320C6678 EVM GOOD)
    2013-08-15 08:50:26下载
    积分:1
  • multiply
    由verilog编写的乘法器,通过两个文件的调用实现。由于子模块的调用使得程序简化了许多。(Prepared by the Verilog multiplier, through the realization of the two documents call. As the sub-modules to simplify the procedure call makes a lot.)
    2008-12-30 20:51:33下载
    积分:1
  • 696516资源总数
  • 106658会员总数
  • 16今日下载