登录
首页 » VHDL » verilog 232串口收发程序 在开发板上测试成功过

verilog 232串口收发程序 在开发板上测试成功过

于 2022-02-11 发布 文件大小:585.90 kB
0 101
下载积分: 2 下载次数: 1

代码说明:

verilog 232串口收发程序 在开发板上测试成功过-verilog 232 serial port transceiver program already had some success in the development of on-board test ^ ^

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • reed_solom
    REEDSOLOMON source code
    2010-04-30 17:44:52下载
    积分:1
  • FPGA 出租计费器
    本代码绝对真实可靠,原用于长沙理工大学EDA课程设计之出租车计费器。本代码在要求的基础上添加显示时速和报警功能。希望此代码对有此需求的同学有所帮助!
    2022-01-25 20:43:32下载
    积分:1
  • LVDS-application-Verilog-HDL-code
    LVDS的应用的Verilog HDL例子程序(LVDS example of the application procedures for the Verilog HDL)
    2011-09-30 20:24:02下载
    积分:1
  • raised-cosine-filter
    代码实现了一个根升余弦成型滤波器,2PAM信号通过此成型滤波器,并且匹配接收,画出了发送和接收波形,验证了代码的正确性。(The code designs a root raised cosine filter,2PAM signal transmitted through the filter and matched using the same filter, I plot the transmitted signal and received signal to verify the correctness of the code.)
    2012-11-09 21:59:53下载
    积分:1
  • Verilog版的C51核(DW8051)
    Verilog版的C51核(DW8051)-Verilog version of the C51 core (DW8051)
    2022-02-27 07:41:54下载
    积分:1
  • 实验17 ADC实验
    说明:  鉴于stm32在keil平台上的ADC采集转化,在LCD屏上显示程序(voltage acquisition adc)
    2020-06-20 12:40:02下载
    积分:1
  • 一个简易的数字频率计,可以对一个输入的信号频率进行测量并显示输出,适合VHDL的初学者...
    一个简易的数字频率计,可以对一个输入的信号频率进行测量并显示输出,适合VHDL的初学者-A simple digital frequency meter, you can enter the signal of a frequency measurement and display output, suitable for beginners VHDL
    2022-06-20 21:46:49下载
    积分:1
  • HDMI接口编解码传输模块ASIC设计_刘文杰
    ? 熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。 ? 利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。 ? 利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。 ? 利用双线性插值方法实现对图像640×480到1024×768的放大操作。 ? 完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format. Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface. With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA. The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768. Complete the VGA display interface design.)
    2020-06-25 04:00:02下载
    积分:1
  • The full version of the multiplier. I believe there is not a small improvement f...
    完整版的乘法器.相信对初学者有不小的提高-The full version of the multiplier. I believe there is not a small improvement for beginners
    2022-12-06 15:10:03下载
    积分:1
  • 8 位修改 Booth 型乘法器
    这是基数 4 修改 Booth 型乘法器为 8 位。它可以用于任何大小的操作数的乘法......
    2022-01-24 13:25:05下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载