登录
首页 » VHDL » super fast debounce button on vhdl, xilinx xc

super fast debounce button on vhdl, xilinx xc

于 2022-10-30 发布 文件大小:519.00 B
0 130
下载积分: 2 下载次数: 1

代码说明:

super fast debounce button on vhdl, xilinx xc

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fpga实例程序代码
    关于FPGA的一些例程,包括CORDIC数字计算机的设计,RS(204,188)译码器的设计等。(Some routines on FPGA include the design of CORDIC digital computers, the design of RS (204188) decoders, etc.)
    2018-07-21 19:08:25下载
    积分:1
  • Signed-Arithmetic-in-Verilog-2001
    有符号数的完整讲义和例子Verilog 2001(Signed Arithmetic in Verilog 2001, paper with examples)
    2011-01-18 17:15:09下载
    积分:1
  • Cadence-Allegro-PCB-SI
    利用Cadence Allegro PCB SI进行SI仿真分析(Performed using the Cadence Allegro PCB SI SI simulation analysis)
    2013-08-06 22:17:46下载
    积分:1
  • tcd1209d
    TCD1209D驱动程序 Verilog语言(TCD1209D driver Verilog language)
    2021-04-08 09:49:01下载
    积分:1
  • FPGA的发展
    FPGA开发全攻略,工程师创新宝典,由张国斌等书写-FPGA development
    2022-02-21 00:39:00下载
    积分:1
  • DDR3读写测试
    MIG IP控制DDR3读写测试,于MIG IP核用户接口时序较复杂,这里给出扩展接口模块用于进一步简化接口时序。(MIG IP controls DDR3 reading and writing tests, and the time sequence of MIG IP kernel user interface is more complex.)
    2018-03-28 16:01:36下载
    积分:1
  • this project is based on jk and t flip flop using vhdl.this is the 100 correct...
    this project is based on jk and t flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used. -this project is based on jk and t flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural techniques are used.
    2022-03-24 10:20:34下载
    积分:1
  • 跑马灯程序FPGA
    FPGA跑马灯程序,基于CPLD1270开发板的运用程序-Marquee program FPGA-based development board CPLD1270 the use of procedures
    2022-02-04 16:36:32下载
    积分:1
  • LowPassFilter
    说明:  内部含3个模块,使用DDS产生200k与500k的正弦波,两者相加后过数字低通滤波(通带0-200k,阻带400k以上),并将波形输出,实测FFT分析中看不到500k分量。其中数字滤波器采用MATLAB设计(FIR+等波纹,阻带衰减-80dB)(There are three modules in the system. DDS is used to generate 200K and 500K sine waves. After adding the two modules, the digital low-pass filter (passband 0-200k, stopband above 400k) is used, and the waveform is output. 500K component can not be seen in the actual FFT analysis. The digital filter is designed by MATLAB (FIR + equal ripple, stopband attenuation - 80dB))
    2020-09-09 14:21:01下载
    积分:1
  • 一款8位Turbo
    一款8位Turbo-51的CPU软核的设计-An 8 Turbo-51" s soft-core CPU design ....
    2022-02-25 13:52:11下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载