登录
首页 » VHDL » super fast debounce button on vhdl, xilinx xc

super fast debounce button on vhdl, xilinx xc

于 2022-10-30 发布 文件大小:519.00 B
0 141
下载积分: 2 下载次数: 1

代码说明:

super fast debounce button on vhdl, xilinx xc

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • qiartus2use
    verilog仿真硬件的工具qiartus2的使用教程,内容简单易懂,初学必备(Verilog simulation tool for hardware qiartus2 the use of tutorials, easy-to-read content, learning essential)
    2008-06-19 08:03:04下载
    积分:1
  • In the FPGA development board shows the string, using VHDL language, in a simple...
    在FPGA开发板显示字符串,采用VHDL语言,以简单的功能说明FPGA的开发流程.-In the FPGA development board shows the string, using VHDL language, in a simple functional description FPGA-development process.
    2022-03-25 05:15:56下载
    积分:1
  • CODE_VHDL_INITIALIZING 在 2 线液晶显示,你可以打开/关闭液晶屏 (KHỞI TẠO HIỂN THỊ 2 HÀNG 液晶电视 VÀ CÓ THỂ TẮT/MỞ 液晶屏)
    2022-05-25 12:11:46下载
    积分:1
  • cmsdk_apb_timer
    说明:  关于计时器 verilog语言,采用arm架构的m3,可以直接应用于soc(About timer verilog language, USES the arm architecture of m3, can be directly applied to soc)
    2021-04-26 12:38:45下载
    积分:1
  • VHDL fft 源程序,直接运行就可以,很好的一个程序
    VHDL fft 源程序,直接运行就可以,很好的一个程序-VHDL fft source code can be run directly, a very good program
    2022-12-20 16:25:04下载
    积分:1
  • 四进制计数器模块,使用VHDL语言编写,在ISE8.1中经过测试的模型...
    四进制计数器模块,使用VHDL语言编写,在ISE8.1中经过测试的模型-quaternary counter module, the use of VHDL language, in which ISE8.1 tested model
    2022-02-06 20:22:16下载
    积分:1
  • QSPI_FLASH_MODEL
    说明:  QSPI_FLASH_MODEL 可以设计时前端仿真使用(QSPI?_Flash_Model can be used in front-end simulation at design time)
    2019-12-25 15:12:50下载
    积分:1
  • BIT
    说明:  FPGA应用状态机版,适合初学者学习状态机三段式,ASMD图的理解和翻译,以及Verilog语言的应用 最后对仿真的一些理解 其中包含HDL设计及testbench描述 根据要求设计了一个能求出一个32bit字中两个相邻0之间最大间隙的电路。(FPGA application state machine version, suitable for beginners to learn state machine three-stage, ASMD chart understanding and translation, and Verilog language application. Finally, some understanding of simulation, including HDL design and testbench description According to the requirements, a circuit is designed to find the maximum gap between two adjacent zeros in a 32 bit word.)
    2020-04-28 15:57:34下载
    积分:1
  • 一个完整的
    一种半加器的算法,是基于VHDL软件仿真。请大家下载参考!-A full-adder algorithm is based on the VHDL software emulation. Please download the reference!
    2022-04-16 00:29:23下载
    积分:1
  • keyscan
    利用VHDL语言编写的4*4键盘扫描程序,经过测试,可以放心使用。(Using VHDL language 4* 4 keyboard scanning procedures, tested, safe to use.)
    2013-09-28 21:48:45下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载