登录
首页 » VHDL » 包含了VHDL语言的100个例子,如交通灯控制器,空调系统有限状态自动机,FIR滤波器,五阶椭圆滤波器,闹钟系统的控制...

包含了VHDL语言的100个例子,如交通灯控制器,空调系统有限状态自动机,FIR滤波器,五阶椭圆滤波器,闹钟系统的控制...

于 2022-02-16 发布 文件大小:313.25 kB
0 135
下载积分: 2 下载次数: 1

代码说明:

包含了VHDL语言的100个例子,如交通灯控制器,空调系统有限状态自动机,FIR滤波器,五阶椭圆滤波器,闹钟系统的控制-VHDL language contains 100 examples, such as traffic light controllers, air-conditioning systems finite state automata, FIR filter, the fifth-order elliptic filter, alarm system control

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 波形发生器,用于编写testbentch文件。非常实用
    波形发生器,用于编写testbentch文件。非常实用-Waveform generator, for the preparation of testbentch files. Useful
    2022-10-22 19:55:04下载
    积分:1
  • encode
    RS(255,223)编码器,已实际运用到产品中(RS (255,223) encoder has actually applied to products)
    2021-05-13 00:30:02下载
    积分:1
  • verilog
    lap of altera . it s basic about verilog
    2010-06-25 20:30:32下载
    积分:1
  • MAX262
    MAX262是一款可程控滤波芯片,该是它的英文数据手册.(MAX262 is a programmable filter chip, which is its data sheet in English.)
    2007-08-14 16:32:01下载
    积分:1
  • VHDL在SOURCEINSIGHT的插件
    VHDL在SOURCEINSIGHT的插件-VHDL in SOURCEINSIGHT plug-ins
    2022-08-13 02:07:02下载
    积分:1
  • modulation-and-demodulation
    调制与解调系统的FPGA设计实现,包括2-ASK调制和解调,2-FSK调制和解调,2-PSK调制和解调,QPSK调制和解调,PPM调制和解调的verilog源代码。(FPGA design implementation of modulation and demodulation system, including 2-ASK modulation and demodulation, 2-FSK modulation and demodulation, 2-PSK modulation and demodulation, QPSK modulation and demodulation, PPM modulation and demodulation verilog source code .)
    2021-04-09 09:29:01下载
    积分:1
  • bubblesort1024ram
    说明:  快速冒泡排序基于FPGA实现,有测试文件以及设计图,实现1024*32位数序的多数排序,突破传统是的REG类型少数排序,利用RAM,针对RAM中的无序数的地址调换,达到排序目的,仅供学习交流(Rapid bubble sort based on FPGA, there are test documents and design drawings to achieve 1024* 32-digit sequence of the majority of sorting, breaking tradition is a REG types of minority sorting, the use of RAM, the disorder for the RAM address of the number of exchange, to sort purpose, only to learn the exchange of.)
    2010-03-24 15:19:50下载
    积分:1
  • airthmatic & logic unit
    airthmatic & logic unit
    2023-02-23 08:10:03下载
    积分:1
  • Svpwmm
    Verilog HDL 写的SVPWM 算法的实现,使用的是altera 风暴系列的FPGA,占用资源1w+逻辑宏单元(Verilog HDL ,SVPWM)
    2021-05-14 17:30:02下载
    积分:1
  • 利用两个半加器来组成的全加器,是简单的vhdl语言入门
    利用两个半加器来组成的全加器,是简单的vhdl语言入门-The use of two and a half adder to form the full adder is a simple entry-vhdl language
    2023-08-01 03:35:04下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载