登录
首页 » VHDL » 波形发生器,用于编写testbentch文件。非常实用

波形发生器,用于编写testbentch文件。非常实用

于 2022-10-22 发布 文件大小:556.83 kB
0 145
下载积分: 2 下载次数: 1

代码说明:

波形发生器,用于编写testbentch文件。非常实用-Waveform generator, for the preparation of testbentch files. Useful

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 8051参考设计,和其他免费知识产权在8051相比,相对整个D。
    8051参考设计,与其他8051的免费IP相比,文档相对较全,Oregano System 提供-8051 reference design, and other free IP in 8051 compared to relatively entire document, Oregano System for
    2023-01-19 15:30:04下载
    积分:1
  • these files are written in verilog but i am uploading in text format
    these files are written in verilog but i am uploading in text format
    2023-08-21 20:45:02下载
    积分:1
  • VERILOG HDL 实际工控项目源码 开发工具 altera quartus2
    VERILOG HDL 实际工控项目源码 开发工具 altera quartus2-verilog HDL actual industrial projects source development tools altera quartus2
    2022-02-07 05:53:32下载
    积分:1
  • VGAzifuxianshi
    用VERILOG编写的VGA字符显示,可以在电脑屏幕上显示字符,已通过测试(Prepared with the VERILOG VGA character display, can display characters on a computer screen, has been tested)
    2011-01-01 14:50:47下载
    积分:1
  • 串并转换程序,由串行输出转换为4位的并行输出
    串并转换程序,由串行输出转换为4位的并行输出-String and the conversion process, from the serial output is converted to 4-bit parallel output
    2022-04-12 06:17:43下载
    积分:1
  • xilinx 开发板原程序,双口RAM控制
    xilinx 开发板原程序,双口RAM控制-Xilinx development board the original procedures, dual-port RAM control
    2022-07-26 06:17:10下载
    积分:1
  • verilog-lfsr-master
    说明:  Fully parametrizable combinatorial parallel LFSR/CRC module. Implements an unrolled LFSR next state computation. Includes full MyHDL testbench.
    2020-06-24 21:40:01下载
    积分:1
  • 设计含异步清零和同步时钟使能的加法计数器
    设计含异步清零和同步时钟使能的加法计数器-Clear design with asynchronous and synchronous clock so that the adder counter
    2023-03-27 21:05:03下载
    积分:1
  • VHDL的食谱
    The VHDL Cookbook First Edition July, 1990 Peter J. Ashenden Dept. Computer Science University of Adelaide South Australia
    2023-02-13 13:30:04下载
    积分:1
  • 数字频率计
    设计一简易数字频率计,其基本要求是: 1)测量频率范围0~999999Hz; 2)最大读数999999HZ,闸门信号的采样时间为1s;. 3)被测信号可以是正弦波、三角波和方波; 4)显示方式为6位十进制数显示; 5)具有超过量程报警功能。 5)输入信号最大幅值可扩展。 6)测量误差小于+-0.1%。 7)完成全部设计后,可使用EWB进行仿真,检测试验设计电路的正确性。(The basic requirements of designing a simple digital frequency meter are: 1) The measuring frequency range is 0-999999 Hz. 2) The maximum reading is 999999HZ, and the sampling time of gate signal is 1 s. 3) The measured signal can be sine wave, triangle wave and square wave. 4) The display mode is 6-bit decimal number display. 5) It has alarm function beyond range. 5) The maximum amplitude of input signal can be expanded. 6) The measurement error is less than +0.1%. 7) After completing all the design, EWB can be used to simulate and test the correctness of the circuit.)
    2019-06-20 12:47:51下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载