登录
首页 » Verilog » 三八译码器

三八译码器

于 2022-02-22 发布 文件大小:123.86 kB
0 137
下载积分: 2 下载次数: 1

代码说明:

verilog编写的程序实现三八译码器功能,输入为3位,输出为8位,实现选择的功能。 verilog编写的程序实现三八译码器功能,输入为3位,输出为8位,实现选择的功能

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DES
    说明:  自己写的DES的verilog实现。输入输出实现了并转串。(DES algorithm implemented in verilog.)
    2020-12-03 16:19:25下载
    积分:1
  • FPGA基于PCIE的DMA测试
    利用ISE工具,完成对v6系列的FPGA上PCIE以及DMA数据测试仿真,可以通过编译产生仿真波形,也可以根据自己的开发板烧录到自己的板子上
    2023-08-18 13:05:05下载
    积分:1
  • DisplayPort Link training optimization
    说明:  介绍了Displayport规格中lind training的背景研究,设计和实现。(As the requirement for bandwidth continues to increase in the video market, retaining the signal integrity becomes increasingly more difficult. For many of todays commonly used video interfaces, there are devices that can be used to assist in this matter. However, the use of such a device is only partially documented in the DisplayPort specification for the receiving image device, which means that the receiving side of the video link is free to choose its own implementation. This report presents, together with background research and design decisions, a suggestion for such an implementation. This implementation would need to be compatible towards a wide range of possible video Source devices and DisplayPort cables.)
    2021-01-11 16:48:49下载
    积分:1
  • My_PMSM_SOPC
    基于FPGA的PWM波生成程序,用于控制步进电机。(A PWM wave generater for driving stepper motor.)
    2018-05-07 20:05:05下载
    积分:1
  • READ_SINEX
    读取IGS数据中心提供的sinex文件 并恢复法方程(Read sinex file IGS data centers and to restore normal equation)
    2016-06-18 11:19:14下载
    积分:1
  • Timing_Closure
    详细讲解时序约束培训教材,有利于更好对时序约束的理解(Timing constraints elaborate training materials, facilitate better understanding of the timing constraints)
    2010-08-12 20:02:33下载
    积分:1
  • 1024乘法器
    基于32位乘法器和32位加法器的1024位乘法器加法器数量=3乘法器数量=1分别从两块SRAM取数输入,输出写入第三块SRAM
    2023-01-05 01:40:03下载
    积分:1
  • 单个led闪烁
    2022-02-14 19:44:36下载
    积分:1
  • eDP
    eDP接口TFT-LCD显示驱动原码(verilog+c)(eDP Interface TFT-LCD display driver source code (verilog+c))
    2020-10-17 09:17:27下载
    积分:1
  • 57578865dac_sigma_delta
    对delta sigma进行设计,实现delta sigma ADC的设计(this is use for delta sigma adc ,and design and achieve adc)
    2020-06-16 14:40:01下载
    积分:1
  • 696518资源总数
  • 105908会员总数
  • 30今日下载