登录
首页 » VHDL » VHDL_count 从 0000 到 9999 7 段 LED 显示器 (đếm 慈 0000 đến 9999 hiển 施耐 4 领导 7 đoạn)

VHDL_count 从 0000 到 9999 7 段 LED 显示器 (đếm 慈 0000 đến 9999 hiển 施耐 4 领导 7 đoạn)

于 2022-02-24 发布 文件大小:372.40 kB
0 101
下载积分: 2 下载次数: 1

代码说明:

VHDL_count 从 0000 到 9999 7 段 LED 显示器 (đếm 慈 0000 đến 9999 hiển 施耐 4 领导 7 đoạn)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Coding Style
    说明:  良好的Coding Style能减少Bug,减少锁存器出现的可能以及其他隐藏逻辑错误,也有助于减小芯片面积或所用资源(Good Coding Style can reduce Bug, reduce the possibility of latches and other hidden logic errors, and also help to reduce chip area or resources used.)
    2020-06-17 12:00:01下载
    积分:1
  • 上海大学 Verilog PPT 适合初学者看 推荐
    上海大学 Verilog PPT 适合初学者看 推荐 -Shanghai University Verilog PPT look recommended for beginners
    2022-04-19 13:38:15下载
    积分:1
  • TLC2543
    使用Verilog实现的AD采样,很有用的!(Implemented using Verilog AD sampling, very useful!)
    2020-11-18 15:59:39下载
    积分:1
  • I2C
    I2C的实现,可以扩展进而控制有关I2C的器件达到操作员的控制目的。(I2C implementations, can be extended further having control of the I2C device operator control purposes.)
    2015-06-06 21:21:05下载
    积分:1
  • 4x4-Keypad
    fpga的一个小程序用于3s500e 4*4键盘模块(fpga is a small program used 3s500e 4* 4 keyboard module)
    2013-07-21 11:41:36下载
    积分:1
  • chuankou_huihuan
    说明:  FPGA与PC端实现串口数据的收发,先从PC端接收数据,然后发回给电脑,可通过串口助手验证。(The serial port data is sent and received between the FPGA and the PC. First, the data is received from the PC, and then sent back to the computer. It can be verified by the serial port assistant.)
    2020-06-16 10:20:01下载
    积分:1
  • 004
    51单片机的下载器PCB图,可以用于at89cXX和at89c0xx系列的单片机的程序烧录,简单好用!使用proteus画的板。(51 MCU PCB map downloader, can be used at89cXX and procedures for microcontroller series at89c0xx burning, easy to use! Drawing board with proteus.)
    2011-10-26 11:03:40下载
    积分:1
  • FPGAtraining
    远立科技FPGA培训文档,关于GFP项目的一些细节,很好的!(Yuan established FPGA technology training documentation)
    2011-01-11 13:52:10下载
    积分:1
  • SimpleVOut-master
    SimpleVOut (SVO) is a simple set of FPGA cores for creating video signals in various formats. The cores connect using AXI-streams. Most configurations (resolution, framerate, colordepth, etc.) are set at compile-time using Verilog parameters. See svo_defines.vh for details on those parameters.
    2020-06-24 21:20:01下载
    积分:1
  • mp3decoder
    verilog实现mp3解码程序,包括testbench(mp3 decoder verilog implementation procedures, including the testbench)
    2020-12-31 15:38:59下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载