-
adder4
四位加法器 数码管显示 组合电路 verilog(adder4 smg display combitional circuit verilog)
- 2013-02-28 09:56:46下载
- 积分：1
-
GW48
vhdl语言试验箱GW48的各种模式引脚图。。(vhdl language the various modes of chamber GW48 pin map. .)
- 2010-01-20 13:20:28下载
- 积分：1
-
docs
papers based on distributed arithmetic.
- 2014-02-06 16:17:09下载
- 积分：1
-
my_lms
自适应滤波，对输入信号进行选择性的加权处理，使输出达到最优化，并且能够跟踪和适应系统和环境的动态变化(Least mean square，of the input signal processing, selective weighted output, and optimize can track and adapt to the dynamic changes of the system and environment)
- 2010-10-14 15:30:00下载
- 积分：1
-
Digital stopwatch in the stopwatch with start, reset, suspend, suspended after t...
数字跑表
该跑表具有启动、复位、暂停、暂停后继续计时等功能
能显示的秒计数时间精确到小数点后第二位，即能显示**.**s
按钮设置防抖-Digital stopwatch in the stopwatch with start, reset, suspend, suspended after the time and other functions can show the seconds counting time accurate to the second place after the decimal point, that can show**.** s Anti-Shake button settings
- 2022-01-21 20:07:05下载
- 积分：1
-
FPGAPVC_3
基于SDRAM的PCI采集,上位机为VC编写，桥芯片为PLX9054，项目已经做完，上传5个例程，已经验证通过(SDRAM, PCI-based acquisition, PC for VC preparation, bridge chip for PLX9054, the project has been done, upload 5 routines, has been verified by)
- 2015-01-07 22:53:10下载
- 积分：1
-
this a fpga sparttan 3e based project in which
i have made a game based on vg...
this a fpga sparttan 3e based project in which
i have made a game based on vga interface .
this file is the main file included in the project.-this is a fpga sparttan 3e based project in which
i have made a game based on vga interface .
this file is the main file included in the project.
- 2023-09-06 13:30:04下载
- 积分：1
-
用于故障检测的正交拉丁方算法
纠错和单故障检测代码使用正交拉丁方是用VHDL语言写的。
- 2022-01-28 15:15:37下载
- 积分：1
-
NAND_flash_verilog_vhdl
很好的NAND Flash 硬件驱动语言，支持VHDL和verilog 语言方便移植，如果有想用FPGA直接驱动NAND flash而又不知如何下手的朋友肯定喜欢。(NAND Flash Controller Reference
This reference design is used to interface a NAND Flash device and provides a simple host end interface. The host
end interface of this design is user-configurable. It provides buffer select signal, buffer write enable signal, address
bus, data bus, error status signal, control and handshake signals for the user......)
- 2021-03-08 22:59:28下载
- 积分：1
-
Clutter-Filtering-
。给出了时域滤波的基本原理以及通常采用的
IIR 椭圆地物杂波滤波器的设计方法。重点研究了回归滤波器这一时域滤波算
法。从正交多项式的拟合出发，给出了回归滤波器抑制地物杂波的基本原理及
其滤波实现过程。通过对回归滤波器的计算复杂度的研究，寻找使回归滤波器
计算量最小的正交多项式。分析了回归滤波器频率响应特性，比较了回归滤波
器与IIR 椭圆地物杂波滤波器的计算复杂度。利用仿真的雷达信号，分析了回
归滤波器的地物杂波抑制性能。回归滤波器实际上是一高通滤波器，它在滤掉
低频地物杂波的同时，对落在滤波器阻带内的天气回波信号同样会造成衰减。
在天气回波信号谱宽固定的情况下，通过改变天气回波信号的平均多普勒频率，
分析了回归滤波器对它的衰减情况。在基于一组实际采集的雷达信号的基础上，
给出了回归滤波器的地物杂波抑制比随着滤波器阶数的变化情况。(Firstly, this dissertation introduces the research background and significance of
ground clutter suppression, analyzes the characteristics of the ground clutter and
weather signals in the Doppler weather radars and simulates Doppler radar echo
signals (It includes ground clutter, weather echo signals and the mixture of them).
The simulated signals are used later to study the time and frequency domain ground
clutter suppression.
Secondly, this dissertation talks about the time domain filtering, gives the basic
theory of time domain filtering and describes the design method of the usually used
fifth-order elliptic infinite impulse response (IIR) ground clutter filter. In the time
domain, the work focuses on the regression filter. From the orthogonal polynomials
fit, this dissertation gives the basic theory of the regression filter for ground clutter
suppression and the filtering process using a regression filter. Through the study of
the computational complexity of regression)
- 2012-07-09 22:12:11下载
- 积分：1
