登录
首页 » Verilog » classics_verilog_codes_for_commom_projects

classics_verilog_codes_for_commom_projects

于 2022-03-02 发布 文件大小:142.81 kB
0 115
下载积分: 2 下载次数: 1

代码说明:

它包含大量用于常见项目的经典verilog代码,如FIFO、add8、RS编码、多路复用等。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • EC-67-XT_en
    LED based video wall tech spec
    2012-12-20 20:27:37下载
    积分:1
  • Cordic_matlab
    实现自然对数运算的cordic算法的matlab浮点仿真,以及针对FPGA硬件平台的定点仿真测试(Achieve natural logarithm of cordic algorithm matlab floating point emulation, and FPGA hardware platform for fixed-point simulation testing)
    2013-11-01 15:10:09下载
    积分:1
  • High-speed-digital-correlator
    16位高速数字相关器的VERIOLOG程序,已经编译通过了,可以使用(16-bit high-speed digital correlator VERIOLOG program has been compiled by, you can use)
    2020-10-09 11:37:34下载
    积分:1
  • SimpleVOut-master
    说明:  SimpleVOut (SVO) is a simple set of FPGA cores for creating video signals in various formats. The cores connect using AXI-streams. Most configurations (resolution, framerate, colordepth, etc.) are set at compile-time using Verilog parameters. See svo_defines.vh for details on those parameters.
    2020-06-24 21:20:01下载
    积分:1
  • H.264 Verilog Decoder
    nova是一个低功耗的H.264/AVC基线解码器,面向移动应用。它是一种专用的、全硬连线的ASIC设计,不使用任何GPP/DSP核
    2022-09-21 08:50:03下载
    积分:1
  • 一个UART协议验证
    一个 ;通用异步接收器/发送器UART,简称 ; ;/ˈ居ːɑːRT /,是 ;计算机硬件 ;设备之间的数据并行转换 ; ;和 ;serialfo
    2022-04-10 03:32:48下载
    积分:1
  • adc_cfg
    adc器件ads62p49配置代码,已在工程中验证可用(Temperature sensor DS18B20 parses the code, has verified the ADC device configuration code, has been verified available)
    2020-11-04 16:29:51下载
    积分:1
  • rake
    使用matlab实现cdma 系统的rake接收机,比较最大比合并,等增益合并和选择性合并接收算法的性能(脢 鹿 脫脙matlab脢渭脧脰cdma 脧渭脥 鲁 渭脛rake 陆 脫脢脮 禄煤 拢 卢 卤 脠 陆 脧 脳 卯)
    2021-04-19 14:38:51下载
    积分:1
  • myuart
    使用verilog语言编写的异步串口模块,带有16级深的FIFO,它与DSP28335的SCI相似,可以帮助初学者更快地理解FPGA和DSP的硬件结构和编程思路(Use verilog language of asynchronous serial port module, FIFO with deep level 16, it was similar with DSP28335 SCI, can help beginners to understand faster the FPGA and DSP hardware structure and programming ideas)
    2013-07-25 11:45:57下载
    积分:1
  • T13_USB
    本示例为基于FPGA红色飓风一代IDS-EP1C6/12开发板的USB传输,实现了pc端接收来自FPGA开发板的数据,并显示条纹,具体使用说明见解压后的说明文档。(This example is based on red hurricane generation FPGA development board' s USB transfer IDS-EP1C6/12 realized pc client receives the data from the FPGA development board and display stripes, detailed instructions, see the documentation after decompression.)
    2011-01-05 15:10:38下载
    积分:1
  • 696518资源总数
  • 105922会员总数
  • 10今日下载