登录
首页 » VHDL » 《Verilog HDL 程序设计教程》2

《Verilog HDL 程序设计教程》2

于 2022-03-04 发布 文件大小:4.93 kB
0 114
下载积分: 2 下载次数: 1

代码说明:

《Verilog HDL 程序设计教程》2-"Verilog HDL Design Guide," 2

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cnt10
    用Quartus II开发的一个十进制计数器,包括仿真波形,下载文件,是完整工程。(With the Quartus II development of a decimal counter, including the simulation waveform, download files, is the complete project.)
    2011-05-23 21:50:52下载
    积分:1
  • 通信协议AHB_LITE
    AHB_Lite 通信协议的FPGA Verilog 设计(AHB_Lite communication protocol Verilog design in FPGA)
    2020-12-15 10:09:14下载
    积分:1
  • AHBPAPB
    AMBA总线的AHB+APB源程序,供初学者学习。(Verilog for AHB and APB)
    2012-07-11 16:16:04下载
    积分:1
  • REMOTE
    orcad schematics for 8051 with rtc and lcd
    2011-12-01 07:11:52下载
    积分:1
  • 基于IIC的EEPROM模型代码
    说明:  基于IIC协议的EEPROM模型,可实现串行数据转并行数据,并行数据转串行数据,分为EEPROM模块,EEPROM_WR模块,signal模块,Top模块(The EEPROM model based on IIC protocol can convert serial data to parallel data and parallel data to serial data. It is divided into EEPROM module and EEPROM module_ WR module, signal module, top module)
    2020-10-02 00:30:24下载
    积分:1
  • TugasUAS_AuditTI_1504505017_Reguler
    说明:  ertyguhijop[lkjhvbn hiouopi][[poiuy
    2019-02-05 09:18:23下载
    积分:1
  • fifoi
    基于Xilinx Vertex2的可综合的2048x10位的读写可控制FIFO模块源代码,深度可控(Based on the Xilinx Vertex2 can be integrated 2048x10-bit read and write can control the FIFO module source code, the depth of controllable)
    2008-12-19 00:17:51下载
    积分:1
  • 本文为verilog的源代码
    本文为verilog的源代码-In this paper, the source code for Verilog
    2022-01-24 19:02:52下载
    积分:1
  • traffic-light
    Traffic light program in c presents what happens in our daily life at traffic light signals.
    2012-11-06 06:50:15下载
    积分:1
  • Quartusrs232
    串口通讯,与硬件联通调试过,收发程序是分开的。(Serial Communication)
    2009-05-04 14:53:06下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载