登录
首页 » VHDL » des加密算法的verilog语言的实现

des加密算法的verilog语言的实现

于 2023-09-07 发布 文件大小:66.13 kB
0 189
下载积分: 2 下载次数: 1

代码说明:

des加密算法的verilog语言的实现-des encryption algorithm to achieve the Verilog language

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA-based--DC-speed-controller
    针对某船舶模型定位系统中调速电机,以FPGA(现场可编程门阵列)为控制器,采用数字比例积分调节器实现电机的速度控制算法,设计出数字化调速控制器(Positioning system for a ship model in the motor speed, the FPGA (field programmable gate array) for the controllers, proportional integral regulator with digital speed of the motor control algorithm, designed digital speed controller)
    2011-05-17 15:50:57下载
    积分:1
  • Tft good reference is listed, eight general
    很好的tft参考实列,通用的8位并口,非常快移值-Tft good reference is listed, eight general-purpose parallel port, very fast shift value
    2022-03-19 11:01:47下载
    积分:1
  • lut_multiplier
    使用verliog设计实现LUT查找表乘法器,通过modelsim仿真验证通过(Designed and implemented using the LUT lookup table verliog multipliers, through simulation by modelsim)
    2021-04-09 10:18:59下载
    积分:1
  • CPU_Verilog
    此代码完成了流水线CPU的设计。其中有ALU,控制模块,UART等verilog代码。(This code completes the design of pipelined CPU)
    2017-07-06 19:45:33下载
    积分:1
  • lab4_0419
    Run-Length Encoder Example: Input Sequence (hexadecimal format): 0A, 14, 14, 14, 14, 14, 14, 14, 56, 56, 56, 56, 56, 32, 32, 07 Output Sequence (hexadecimal format): 0A, 14, 87, 56, 85, 32, 32, 07
    2015-05-04 05:36:31下载
    积分:1
  • chap12
    《Verilog HDL 程序设计教程》9("Verilog HDL Design Guide" 9)
    2007-07-01 16:33:31下载
    积分:1
  • LDPC-long40rate0.5-encode-and-decode
    LDPC的短码,码长为40速率为0.5的LDPC码的设计,用的是QC矩阵,压缩文件为原码部分,工程太大传不上去。(LDPC short code, a code length of 40 rate of 0.5 LDPC code design, using a QC matrix, the compressed file is part of the original code, do not pass up the works too.)
    2013-07-01 09:28:47下载
    积分:1
  • circuit_timing
    verilog延时电路的不同写法,和综合能否。可对比学习(Different wording verilog delay circuit, and comprehensive ability. Comparable learning)
    2014-05-14 18:02:44下载
    积分:1
  • 用verilog写的基于cpld的出租车计费器的源码,需要的参考一下
    用verilog写的基于cpld的出租车计费器的源码,需要的参考一下-Use verilog to write a taxi based cpld billing device source code, need to refer to
    2022-06-11 23:05:49下载
    积分:1
  • In the FPGA to achieve the sound card interface, flower, filter comparators, the...
    在FPGA上实现声卡接口,电子琴,滤波比较器,最终实现语音通信 -In the FPGA to achieve the sound card interface, flower, filter comparators, the eventual realization of voice communications
    2022-01-25 20:35:57下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载