网站首页

bits FIFO with synchronizer. Pass the sy nthesis using Synopsys tools

于 2023-01-08 发布文件大小:59.00 kB

 0  95

下载积分: 2 下载次数: 1

我要下载

代码说明：

32bits FIFO with synchronizer. pass the synthesis using Synopsys tools-bits FIFO with synchronizer. Pass the sy nthesis using Synopsys tools

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

plldesign
pll(phase locked loop) is used to fix the circuit to particular frequency

2014-03-18 17:14:26下载

积分：1
二进制除法器，采用移位相减的方法实现，位数可调
二进制除法器，采用移位相减的方法实现，位数可调-The source code of a divider

2023-08-14 00:00:02下载

积分：1
Verilog编写的简单异步串口完全原创，站长请查看内容
Verilog编写的简单异步串口完全原创，站长请查看内容-Verilog prepared by the simple asynchronous serial completely original, the station can be accessed content

2022-12-27 19:05:04下载

积分：1
ep2c5 实现定时器 verilog语言，quartus 2 仿真
ep2c5 实现定时器 verilog语言，quartus 2 仿真-verilog language to achieve ep2c5 timer, quartus 2 Simulation

2022-09-22 03:15:03下载

积分：1
r80515
r80515源代码，包含说明文档。FPGA验证通过(r80515 source code, including documentation. Verified by FPGA)

2011-04-19 10:14:01下载

积分：1
01_test
FPGA测试程序，仅供测试硬件是否能够运行，主要功能是点亮运行指示灯(The main function of the test program of FPGA is to light the running indicator.)

2019-06-20 03:21:28下载

积分：1
c8
说明： QPSK 调制与解调的源代码可综合出波形(QPSK modulation and demodulation of the source code)

2011-03-04 00:17:17下载

积分：1
FIFO
This is a simple example of FIFO(first in and first out) module written in verilog code(This is a simple example of FIFO (first in and first out) module written in verilog code)

2013-10-04 00:41:42下载

积分：1
fpga DDS ROM数据正弦波形正半周采样程序
fpga DDS ROM数据正弦波形正半周采样程序-fpga DDS ROM sinusoidal waveform is a half weeks of data sampling procedures

2022-03-09 21:09:04下载

积分：1
leading-zero
对于32位寄存器前导零个数的计数，一个简单的程序(32 registers a leading zero number of counts, a simple procedure)

2012-06-05 16:41:11下载

积分：1

696516资源总数
106571会员总数
2今日下载

bits FIFO with synchronizer. Pass the sy nthesis using Synopsys tools

0 个回复

热门标签

热门下载