登录
首页 » VHDL » 基于VHDL数字频率计

基于VHDL数字频率计

于 2022-03-05 发布 文件大小:13.11 MB
0 149
下载积分: 2 下载次数: 1

代码说明:

基于vhdl可用的数字频率计,误差较小,精准度较高。文件中还包含了与arm的通信模块、

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • suzimiaobiao
    数字秒表的实现,我还写个具体的过程要求等,(there is function of clock,it very useful)
    2011-09-20 14:28:30下载
    积分:1
  • 四选一选择器,输入四个,输出1个.当NM=00时选A 当NM=01时选B 当NM=10时选C 当NM=11时选D...
    四选一选择器,输入四个,输出1个.当NM=00时选A 当NM=01时选B 当NM=10时选C 当NM=11时选D-four elected a selector, the importation of four, Output 1. When NM = 00 A at the election when NM = 01 am when the election NM B = C 10:00 when the election NM = 11:00 election D
    2023-04-13 16:10:03下载
    积分:1
  • TW2867_ADV7171
    FPGA TW2867输入到ADV7171显示实验(FPGA TW2867 input to the ADV7171 display experiment)
    2021-03-19 15:19:19下载
    积分:1
  • uart
    用verilog语言编写的串口读写程序,波特率可调,亲测可用。(this is a program for UART by verilog, which is useful.)
    2015-10-24 14:46:46下载
    积分:1
  • sd_sdram_lcd
    说明:  sd_sdram_lcd 是读取SD卡中的数据,然后通过LCD显示(It is to read the data in SD card and display it by LCD)
    2019-05-14 14:35:49下载
    积分:1
  • IRIG_DC_Decoder
    IRIG_B解码器,直接解码IRIG_B DC(IRIG_B decoder)
    2021-04-09 16:58:59下载
    积分:1
  • these files are written in verilog but i am uploading in text format
    these files are written in verilog but i am uploading in text format
    2022-02-06 16:09:07下载
    积分:1
  • Automatic-washing-machine-controller
    全自动洗衣机的控制器。 1.洗衣机的工作步骤为洗衣、漂洗和脱水三个过程,工作时间分别为:洗涤10秒,漂洗5秒,脱水5秒; 2.用一个按键实现洗衣程序的手动选择:A、单洗涤;B、单漂洗;C、单脱水;D、漂洗和脱水;E、洗涤、漂洗和脱水全过程; 3.用显示器件显示洗衣机的工作状态(洗衣、漂洗和脱水),并倒计时显示每个状态的工作时间,全部过程结束后,应提示使用者; 4.用一个按键实现暂停洗衣和继续洗衣的控制,暂停后继续洗衣应回到暂停之前保留的状态; (Automatic washing machine controller. 1 washing machine work steps for the laundry, rinsing and dehydration three processes, working hours are as follows: washed for 10 seconds, rinse for 5 seconds, dehydrated five seconds 2 with a button to manually select the program to achieve laundry: A, single-washing B, single rinse C, a single dehydration D, rinsing and dehydration E, washing, rinsing and dehydration the whole process 3 with a display device display the working status of washing machine (laundry, rinsing and dehydration), and each state countdown show working hours, after the whole process should prompt the user 4 laundry with a button to pause and continue control of laundry, laundry should be back after a pause pause before continuing to retain the state )
    2020-11-11 16:29:44下载
    积分:1
  • help_lib
    1.JESD204B协议 2.Xilinx的JESD204B phy 核手册 3.Xilinx的JESD204B rx_tx 核手册7.1 4.Xilinx的JESD204B rx_tx 核手册7.2 5.verilog实现串口发送(1.JESD204B protocol 2.Xilinx JESD204B PHY core manual 3.Xilinx JESD204B rx_tx core manual 7.1 4.Xilinx JESD204B rx_tx core manual 7.2 5.verilog to achieve serial transmission)
    2017-11-15 16:09:22下载
    积分:1
  • 双向使用VHDL仿真环境转移登记环节
    用vhdl实现双向移位寄存器 仿真环境MAXPLUS-II,QUARTUS--bidirectional use VHDL simulation environment shift register Segments-II, QUARTUS-
    2022-03-20 23:34:56下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载