登录
首页 » VHDL » 用VHDL语言设计四位全加器,有低位进位和高位进位。

用VHDL语言设计四位全加器,有低位进位和高位进位。

于 2022-03-20 发布 文件大小:2.21 kB
0 122
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言设计四位全加器,有低位进位和高位进位。-VHDL language with four full-adder design, there are low and the high binary binary.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • UART
    说明:  串口通信vivado实现,带有仿真文件,可实现数据收发(the uart program based on vivado)
    2020-07-02 16:15:57下载
    积分:1
  • FPGA2-DSP2-EDMA
    例程是基于quartus的,FPGA通过EMIF给DSP发送数据,里面包含了一个简单的状态机和一个基于IP核的fifo,适合初学者(Routine is the FPGA to send data to the DSP via EMIF, which contains a simple state machine and an IP-based core fifo, suitable for beginners)
    2020-12-04 16:09:24下载
    积分:1
  • sph-original-codes
    SPH的原始代码,希望可以帮到大家啊关于模拟poiseuille的(simulate poiseuille fuild)
    2020-10-22 10:27:23下载
    积分:1
  • rs-decoder-make-byvhdl
    - RS码是Reed-Solomon 码(理德-所罗门码)的简称,它是一类非二进制BCH码,在RS码中,输入信号分成k·m比特一组,每组包括k个符号,每个符号由m个比特组成。(- RS code is a Reed-Solomon code (Reed- Solomon codes) for short, is a non-binary BCH code, the RS code, the input signal is divided into a set of k · m bits, each including k symbols, each symbol consists of m bits.)
    2021-04-28 15:58:44下载
    积分:1
  • 国外经典verilog代码,很适合初学者,其中的有些概念对老手也可以考虑下...
    国外经典verilog代码,很适合初学者,其中的有些概念对老手也可以考虑下-Foreign classic Verilog code, it is suitable for beginners, of which some of the concept of a veteran may also want to consider under the
    2022-02-24 14:20:37下载
    积分:1
  • verilog-lfsr-master
    Fully parametrizable combinatorial parallel LFSR/CRC module. Implements an unrolled LFSR next state computation. Includes full MyHDL testbench.
    2020-06-24 21:40:01下载
    积分:1
  • 免费8051核心上传
    Free 8051 core upload
    2022-02-21 19:18:14下载
    积分:1
  • 38LCD
    LCD图形显示代码,已调试过,可以运行成功(LCD graphics display code has been debugged, you can run successfully)
    2012-08-22 23:08:39下载
    积分:1
  • chengxu
    数字时钟,可以实现(1) 显示日期功能(年、月、日、时、分、秒以及) (2) 可通过按键切换年、月、日及时、分、秒的显示状态 (3) 可随时调校年、月、日或时、分、秒 (4) 可每次增减一进行时间调节 (5) 可动态完整显示年份,实现真正的万年历显示 (6) 可显示温度 (Digital clock, can be achieved (1) the date function (year, month, day, hour, minute, seconds as well) (2) through the key switch the year, month, day in a timely manner, minute, second display state (3) at any time adjust the year, month, day or time, minutes, seconds (4) can be added or deleted, a time adjustment (5) can be dynamically complete display Year, the real calendar display (6) to display temperature)
    2012-10-15 00:25:33下载
    积分:1
  • ste_svpwm
    实用Verilog编写的SVPWM程序,产生出SVPWM波形,可用于实现同步电机或者异步电机的空间矢量控制算法。(Practical Verilog of SVPWM written procedures, resulting in the SVPWM waveform can be used to implement the space vector control algorithm of the synchronous motor or induction motor.)
    2021-04-18 16:58:52下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载