登录
首页 » VHDL » using VHDL keyboard scanning procedure can be slightly modified to use

using VHDL keyboard scanning procedure can be slightly modified to use

于 2022-03-05 发布 文件大小:168.34 kB
0 104
下载积分: 2 下载次数: 1

代码说明:

使用VHDL键盘扫描程序,可以稍微修改一下使用

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • PIP
    基于FPGA的画中画处理PDF技术文档,采用SD卡里图片读出来做为底图,然后再图上叠加另外一个图片或者视频(Based on the FPGA picture in picture processing PDF technical documentation )
    2014-07-10 17:56:04下载
    积分:1
  • ping
    乒乓球游戏,用led灯控制水上乒乓球,选择了控制键进行操作。详细信息请参见自述
    2023-02-19 03:35:03下载
    积分:1
  • sixlift
    一个数字电路设计:六层电梯自动运行的VHDL程序(a digital circuit:sixlift design)
    2013-05-02 19:31:59下载
    积分:1
  • GAL16V8(fangzhen74LS138)
    GAL16V8(仿真74LS138),试验通过。包括able及jed文件。对pcb印板设计时,对简化走线特别有用。简单的修改GAL16V8程序,可灵活地进行地址译码修改。(GAL16V8 (simulation 74LS138), test passed. Including the able and jed file. Printed on the pcb board design, especially useful to simplify alignment. Simple modifications GAL16V8 program, the flexibility to change the address decoding.)
    2011-01-26 20:43:01下载
    积分:1
  • FPGA realization of DDS with the schematic diagram, structural clarity, the use...
    用FPGA实现DDS的原理图,结构清晰,采用总线方式与外部单片机通信-FPGA realization of DDS with the schematic diagram, structural clarity, the use of bus-way communication with the outside Singlechip
    2022-04-16 10:26:17下载
    积分:1
  • EDA应用中RAM具体定义实例,供大家学习和写程序参考之用
    EDA应用中RAM具体定义实例,供大家学习和写程序参考之用-EDA applications, examples of the specific definition of RAM, for everyone to learn and write programs for reference
    2022-08-18 02:44:17下载
    积分:1
  • lcd_176
    说明:  VHDL code for LCD for use with AGM FPGA
    2020-01-19 17:04:44下载
    积分:1
  • firhalfband
    利用matlab提供的firhalfban函数设计阶数为16、通阻带容限为0.0001的半带滤波器。仿真测试滤波前后的信号时域图,回执滤波器的频率响应特性图(Provided firhalfban function using matlab design order of 16, through the 0.0001 stopband wool half-band filter. Simulation test filtered time domain signal before and after, receipt filter frequency response characteristic diagram)
    2020-07-03 21:40:02下载
    积分:1
  • Using VHDL programming asynchronous FIFO procedure can be run by the debugger
    使用VHDL编程的异步FIFO程序 经调试可运行-Using VHDL programming asynchronous FIFO procedure can be run by the debugger
    2022-03-23 14:37:37下载
    积分:1
  • BBTHG_II_t_x
    KDP晶体二倍频与三倍频;基于耦合波方程组;已于实验结果校核 (Sum Frequency in KDP)
    2021-03-16 11:39:21下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载