登录
首页 » VHDL » This an interpolating by 2 half

This an interpolating by 2 half

于 2022-03-06 发布 文件大小:22.63 kB
0 44
下载积分: 2 下载次数: 1

代码说明:

This an interpolating by 2 half-band filter with 79 taps (40 none-zero coefficients).

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • uart
    实现与电脑端串行数据发送与接收,波特率为9600(Realize serial data sending and receiving with the computer terminal)
    2017-10-04 01:30:01下载
    积分:1
  • VHDL语言实现摄像头的捕捉和采集,通过仿真验证,很好哈
    VHDL语言实现摄像头的捕捉和采集,通过仿真验证,很好哈-vidicon s catch and collection in VHDL
    2022-09-22 03:05:04下载
    积分:1
  • flash_test_24
    实现fpga 读写flash 在k7上验证(Realization of FPGA read-write flash verification on K7)
    2020-06-18 20:00:02下载
    积分:1
  • costas_BPSK
    说明:  文档科斯塔斯环路滤波器。。。。。般若撒根本(wendangsafwrfgvearbeabf)
    2019-10-29 20:06:34下载
    积分:1
  • TLC2543
    使用Verilog实现的AD采样,很有用的!(Implemented using Verilog AD sampling, very useful!)
    2020-11-18 15:59:39下载
    积分:1
  • VHDL_example_100
    本书通过100个实例,详细介绍便件描述语言vHDL的各种语法现象及其在专用集成电路(AHc)设计蝴还中的使用方法。(the book through one hundred examples, it detailed description language vHDL pieces of the phenomenon and its various grammatical in ASIC (AHc) were also designed butterfly The usage.)
    2007-03-25 09:57:05下载
    积分:1
  • package_control-master
    从github下载的,能够参考设计AXI4的协议接口(AXI4 Verilog template)
    2019-03-30 16:14:05下载
    积分:1
  • AD7608
    8通道同步AD芯片7608的FPGA控制程序(FPGA control program of ad7608(8 channel synchronous AD chip))
    2021-03-13 12:09:24下载
    积分:1
  • 24小时计时时钟
    实现24小时计时,因为位数不够,这里是12进位,可自行调整进位数(Realize 24-hour timing, because the number of digits is not enough, here is 12 carry, you can adjust the carry number by yourself.)
    2020-06-23 19:40:01下载
    积分:1
  • LED_Test
    Led灯控制实验用例 目录文件结构: led_test ├─ main.c C语言主源文件 └─ led.c Led灯控制函数源文件(Led lamp control experiment directory file structure use case: led_test ├ ─ main.c C language source file owners └ ─ led.c Led lamp control function source file)
    2009-06-24 23:46:16下载
    积分:1
  • 696524资源总数
  • 103939会员总数
  • 12今日下载