-
上海交通大学电子信息与电气工程学院VHDL经典教程
上海交通大学电子信息与电气工程学院VHDL经典教程-Shanghai Jiaotong University Electronic Information and Electrical Engineering, Institute of Classical VHDL Tutorial
- 2023-06-22 10:25:10下载
- 积分：1
-
根据音乐发生的机理，将复杂可编程逻辑器件作为发生音乐的核心器件，用高速集成电路硬件描述语言编程描述发生的音乐乐谱，配合周边硬件电路，由电声转换发声器接收信号，从...
根据音乐发生的机理，将复杂可编程逻辑器件作为发生音乐的核心器件，用高速集成电路硬件描述语言编程描述发生的音乐乐谱，配合周边硬件电路，由电声转换发声器接收信号，从而发出音乐声，实验表明，采用该方法设计的音乐发生器成本低、修改方便-Music took place in accordance with the mechanism of complex programmable logic device, as occurred in the core of music devices, with high-speed integrated circuit hardware description language to describe the occurrence of music notation, with the peripheral hardware circuits, electro-acoustic conversion by the audible signal device to receive signals, which issued music, experiments show that this method of music generator design and low cost, easy to amend
- 2023-06-27 23:25:04下载
- 积分：1
-
64point_FFT
64点FFT代码 基4算法 Verilog(64-point FFT code radix-4 algorithm Verilog)
- 2021-01-15 09:48:46下载
- 积分：1
-
FFT
FFT with FIR created by students in univercity
- 2015-06-22 14:57:30下载
- 积分：1
-
Lab2
Simple ALU
Objectives
1. Explore simple ALU structure.
2. Working with components
3. Working with language templates in ModelSim
4. Making a test bench and simulation using ModelSim
- 2017-01-13 19:28:54下载
- 积分：1
-
FSM
It is the FSM implemented in Xylinx 14.7 on FPGA
- 2015-09-28 15:50:09下载
- 积分：1
-
proficient VerilogHDL : IC design example explanation of the core technology
精通VerilogHDL：IC设计核心技术实例详解-proficient VerilogHDL : IC design example explanation of the core technology
- 2022-05-07 13:04:08下载
- 积分：1
-
S02《Artix7修炼秘籍》MIG_DDR内存应用
说明： artix 7系列 fpga mig ddr3应用教程(Artix 7 Series FPGA MIG DDR3 Application Tutorial)
- 2020-03-22 12:58:39下载
- 积分：1
-
VEROLOG的重要PPT资料,对初学者非常有益处
VEROLOG的重要PPT资料,对初学者非常有益处-PPT important VEROLOG information is very useful for beginners
- 2023-09-01 13:50:04下载
- 积分：1
-
frame_syn
通信系统中数据的传输以帧为单位，在FPGA中帧头检测是通信系统中的一部分，该程序实现了FPGA中帧头的检测。(Transmission of data in a communication system in units of frames, the frame header is detected in the FPGA part of the communication system, the realization of the frame header is detected in the FPGA.)
- 2014-08-27 16:02:54下载
- 积分：1
