登录
首页 » VHDL » the realization of paragraph ep2c5 register verilog language, quartus 2 Simulati...

the realization of paragraph ep2c5 register verilog language, quartus 2 Simulati...

于 2022-03-15 发布 文件大小:367.03 kB
0 93
下载积分: 2 下载次数: 1

代码说明:

ep2c5 实现 段寄存器 verilog语言,quartus 2 仿真-the realization of paragraph ep2c5 register verilog language, quartus 2 Simulation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • mp3codec
    it is used to compile codec
    2009-03-04 17:00:53下载
    积分:1
  • dds算法的fpga实现 altera 根据不同设置,输出不同频率的信号源...
    dds算法的fpga实现 altera 根据不同设置,输出不同频率的信号源-dds algorithm to achieve fpga set according to different altera, the output of the signal source at different frequencies
    2022-03-02 02:14:19下载
    积分:1
  • SDRAM_DDR
    SDRAM_DDR控制器verilog代码及中文说明文档。(The SDRAM_DDR controller Verilog code and documentation in chinese.)
    2013-02-06 10:48:57下载
    积分:1
  • 基于VHDL可编程BPSk调制教学~~~十分好用`~容易学会
    基于VHDL可编程BPSk调制教学~~~十分好用`~容易学会-VHDL-based programmable BPSk modulation of teaching is very good ~ ~ ~ `~ easy to learn to
    2023-05-08 13:45:02下载
    积分:1
  • lacp
    lacp代码,可以参照学习Lacp协议的相关状态机等知识(LACP code, can refer to the relevant state machine learning knowledge of Lacp protocol)
    2014-12-09 17:14:11下载
    积分:1
  • ppm_tb
    PPM编码器的测试文件,可以测试PPM编码是否正确(PPM encoder test file, you can test whether the correct PPM encoding)
    2013-11-20 12:32:16下载
    积分:1
  • FFT
    很好的fft学习程序感兴趣的同学可以看哈,下载一下。(it is very good )
    2012-04-04 16:00:42下载
    积分:1
  • datamux
    dataflow muliplexer in FPGA
    2010-01-12 21:59:04下载
    积分:1
  • asynchronous serial communication port of the FPGA, function (1) serial data rec...
    异步串口通信口在FPGA实现,功能有(1)串行数据接收的同步控制;(2) 串行数据发送的同步控制-asynchronous serial communication port of the FPGA, function (1) serial data receiver synchronization control; (2) the transmission of serial data synchronization control
    2023-06-21 16:25:03下载
    积分:1
  • This tutorial presents an introduction to Altera’s Nios R II processor, which...
    This tutorial presents an introduction to Altera’s Nios R II processor, which is a soft processor that can be in- stantiated on an Altera FPGA device. It describes the basic architecture of Nios II and its instruction set. The NiosII processor and its associated memory and peripheral components are easily instantiated by using Altera’s SOPCBuilder in conjuction with the Quartus R II software.
    2023-06-21 11:25:02下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载