登录
首页 » VHDL » dct idct 编码

dct idct 编码

于 2022-03-15 发布 文件大小:11.46 kB
0 105
下载积分: 2 下载次数: 1

代码说明:

输入的8X8图像数据块包括在范围从0到255的整数。在DCT计算的平均值减去128从输入数据中最小的输入数据块的冗余。核心可以计算输入数据的范围128到127以及–。然后,平均值128不减。在DCT的计算,数据可以减少到重要的信息集中到少数的DCT结果,留下剩余的系数等于零。这意味着图像的能量集中 请点击左侧文件开始预览 !预览只提供20%的代码片段,完整代码需下载后查看 加载中 侵权举报

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • oooo
    基于fpga和51单片机的等精度频率计,通过fpga对信号进行采集,数据传给单片机计算,再由12864进行显示,可进行频率,周期,脉宽,占空比,幅值等的测量。(Fpga and 51 microcontroller based precision frequency meter, through fpga for signal acquisition, data to the microcontroller to calculate, and then by 12864 for display, can be measured frequency, period, pulse width, duty cycle, the amplitude and the like.)
    2014-11-13 19:02:07下载
    积分:1
  • gtwizard_254_127_ex_1113_3
    说明:  配置GTH ip的例子工程,选用7 series 芯片的GTH 113quad的四个通道,在程序中每个链路利用自己的恢复时钟进行数据解码,所以四个通道可以各自独立运行;成功工作在2.54Gb/s的链路状态,长时间(>24小时)的测试,误码率一直为0.(The GTH ip example project is configured with four channels of the GTH 113quad of the 7 series chip. Each link in the program uses its own recovery clock for data decoding, so the four channels can operate independently; the successful operation is at 2.54Gb/ The link state of s, long time (>24 hours) test, the bit error rate has been 0.)
    2019-06-17 21:33:56下载
    积分:1
  • Triscend supports the use of the Model Technology ModelSim logic simulator for V...
    Triscend supports the use of the Model Technology ModelSim logic simulator for VHDL simulation of designs implemented in the Configurable System Logic (CSL) portion of a Triscend device.
    2023-07-10 18:40:02下载
    积分:1
  • pdf
    说明:  一种基于FPGA的调频连续波方位向多通道 FMCW SAR的实时成像信号处理方法及FPGA,包 括:步骤一、计算重构矩阵;步骤二、重构方位向 多通道数据,包括:步骤2 .1、对各个通道的回波 数据沿方位向分别间隔补零,并进行方位向傅里 叶变换;步骤2 .2、将方位向傅里叶变换之后各个 通道方位向相同位置的点组合为一个向量并与 重构矩阵相乘,得到重构完成的方位向数据;(An azimuth multichannel FMCW based on FPGA FMCW SAR real-time imaging signal processing method and FPGA, package Including: Step 1: calculate the reconstruction matrix; step 2: reconstruct the orientation Multichannel data, including: step 2.1, echo of each channel The data is compensated with zero along the azimuth direction respectively, and the azimuth Fourier is carried out Step 2.2, after the azimuth Fourier transform The points of the same position in the channel azimuth are combined into a vector and are connected withThe reconstruction matrix is multiplied to get the reconstructed azimuth data Step 2.3. Repeat step 2.3 for the data of different distance gates)
    2020-02-07 19:47:41下载
    积分:1
  • Vhdl实现计算exp功能 在apex20k上经过验证
    Vhdl实现计算exp功能 在apex20k上经过验证-Vhdl achieve in terms exp function on proven apex20k
    2022-07-21 03:19:31下载
    积分:1
  • beep 123456
    实现beep发出1234567的音乐声音-beep 123456
    2022-03-21 11:58:28下载
    积分:1
  • VHDL参数化浮点乘法器
    资源描述利用VHDL语言编写的浮点乘法器,可自定义浮点数位数,即乘数的参数化。具体为二进制有符号的浮点乘法器,二进制补码进行浮点运算。浮点数的表示是仿照IEEE格式,设置成自定义形式。
    2022-01-31 20:33:10下载
    积分:1
  • 基于SOPC EP2C5开发板的I2C总线的A/D D/A例程
    基于SOPC EP2C5开发板的I2C总线的A/D D/A例程-A/D AND D/A routings interfaced with i2c based on sopc ep2c5
    2022-01-25 22:27:04下载
    积分:1
  • ";Verilog HDL设计指南";5
    《Verilog HDL 程序设计教程》5-"Verilog HDL Design Guide" 5
    2022-04-21 22:39:14下载
    积分:1
  • FIFO
    Simulation and Synthesis Techniques for Asynchronous FIFO Design
    2013-08-27 16:07:08下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载