登录
首页 » VHDL » 用VHDL写的

用VHDL写的

于 2022-03-16 发布 文件大小:762.84 kB
0 195
下载积分: 2 下载次数: 1

代码说明:

用vhdl写的-using VHDL write

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LMS_Matlab
    LMS算法自适应滤波器的Matlab仿真分析.(LMS matlab fangzhenchengxu.)
    2011-07-06 12:43:26下载
    积分:1
  • add_noisem
    把指定的噪声叠加到信号上去.有标准噪声库NOISEX-92,其中带有白噪声、办公室噪声、工厂噪声、汽车噪声、坦克噪声等等,在信号处理中往往需要把库中的噪声叠加到信号中去,而噪声的采样频率与纯信号的采样频率往往不一致,需要采样频率的校准。 (The specified noise superimposed to the signal up. Standard noise library NOISEX-92, with white noise, office noise, factory noise, car noise, tank noise in the signal processing often requires noise to be superimposed in the library The signal to noise of the sampling frequency and pure signal sampling frequency is often inconsistent sampling frequency of calibration.)
    2012-08-10 14:18:33下载
    积分:1
  • gobang
    一个用verilog实现的五子棋程序,用在fpga上,连接显示器,可选择与电脑对战或是双人对战,按wsad控制方向,回车控制落子,程序会自动判断输赢并显示结果(A 331 procedures implemented by verilog, used in fpga, connect the monitor, you can choose to play against the computer or a double play, press wsad control the direction, carriage control Lazi, the program will automatically determine the winners and losers and display the results)
    2015-03-30 13:13:35下载
    积分:1
  • VHDL
    先设计序列发生器产生序列:1011010001101010;再设计序列检测器,检测序列发生器产生序列,若检测到信号与预置待测信号相同,则输出“1”,否则输出“0”,并且将检测到的信号的显示出来。(First design sequence generator sequence: 1011010001101010 redesign sequence detector to detect sequence generator sequence, if the same signal is detected with the preset test signal output " 1" , otherwise " 0" , and the detection display signal out.)
    2015-01-04 12:35:54下载
    积分:1
  • proficient VerilogHDL : IC design example explanation of the core technology
    精通VerilogHDL:IC设计核心技术实例详解-proficient VerilogHDL : IC design example explanation of the core technology
    2022-05-07 13:04:08下载
    积分:1
  • 1024
    1024点FFT快速傅立叶变换,(vhdl代码)-1024-point FFT vhdl
    2022-04-25 16:04:00下载
    积分:1
  • altera de2 sd 卡源程序。调试成功的
    altera de2 sd 卡源程序。调试成功的-altera de2 sd card source. Debugging success
    2022-06-20 23:18:53下载
    积分:1
  • 跑马灯
    跑马灯-是移位寄存器 有6个灯,无延时entity-Bomadeng-shift register is a six lights, without delay entity
    2022-09-29 01:55:03下载
    积分:1
  • test_uart
    基于fpga的uart串口通信协议,64位数据(Uart communication protocol based on fpga, 64-bit data)
    2017-08-09 17:35:47下载
    积分:1
  • VHDL的基本程序,可以用来驱动键盘,功能强大,虽然和基础
    VHDL的基本程序,可以用来驱动键盘,功能强大,虽然和基础-VHDL
    2022-05-24 06:27:35下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载