登录
首页 » VHDL » Arbitrary odd

Arbitrary odd

于 2022-03-19 发布 文件大小:907.00 B
0 113
下载积分: 2 下载次数: 1

代码说明:

任意奇数分频,只要修改N即可实现 可验证-Arbitrary odd-numbered sub-frequency, as long as the modified N can realize verifiable

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • codings
    wavelet transform of a signal,it is important and useful code to trans form frequency to time domain
    2013-11-10 15:10:32下载
    积分:1
  • verilog
    数字信号除了的FPGA实现的Verilog源代码,之前发过一份是VHDL,各有所需吧,需要的看看吧(Digital signal in addition to the realization of the FPGA Verilog source code, send before a is VHDL, each have need it, need to look at it )
    2012-02-25 15:06:35下载
    积分:1
  • In Altera
    在Altera的FPGA开发板上运行第一个FPGA程序,以后我还会陆续发布这方面的代码-In Altera
    2022-03-11 01:12:51下载
    积分:1
  • MSK
    FPGA中实现的MSK调制,带modelsim仿真。实际系统测试通过:载波和调制波信号频率可调。调制框图请参见樊昌信 通信原理247页(MSK modulation implemented in FPGA with modelsim simulation. The actual test system: a carrier wave signal and the modulation frequency is adjustable. See Fan Changxin modulation block diagram of communication theory 247)
    2021-05-13 08:30:02下载
    积分:1
  • Continuous_delay_control_Farrow
    matlab代码,利用Farrow结构设计分数延时滤波器,滤波器阶数和个数可分别进行设置,利用最大最小准则近似(Matlab code, using Farrow structure design fractional delay filter, filter order and number can be set separately, using the maximum and minimum criterion approximation.)
    2019-06-14 09:10:59下载
    积分:1
  • Fpga_control
    FPGA做机器人舵机控制系统,verilog(FPGA to do the robot servo control system, verilog)
    2020-10-26 18:09:59下载
    积分:1
  • 二进制神经网络(BNN)bnn-fpga-master
    说明:  bnn-fpga是FPGA上CIFAR-10的二进制神经网络(BNN)加速器的开源实现。 加速器针对低功耗嵌入式现场可编程SoC,并在Zedboard上进行了测试。 在编写CIFAR-10测试集中的10000张图像时,错误率是11.19%。(bnn-fpga is an open-source implementation of a binarized neural network (BNN) accelerator for CIFAR-10 on FPGA. The architecture and training of the BNN is proposed by Courbarieaux et al. and open-source Python code is available. Our accelerator targets low-power embedded field-programmable SoCs and was tested on a Zedboard. At time of writing the error rate on the 10000 images in the CIFAR-10 test set is 11.19%.)
    2020-07-27 07:02:34下载
    积分:1
  • pcf8563
    pcf8563,在quartusII下VERILOG编写的数字时钟程序,8位数码管显示(pcf8563, written in quartusII VERILOG digital clock program, eight digital display)
    2013-12-24 21:46:21下载
    积分:1
  • 16 point radix 2
    使用 c languageit 的 16 点基 2 fft 代码将 16 点时间域序列转换为频率域
    2022-10-05 23:25:03下载
    积分:1
  • msk_mod_demod
    该程序实现最小频移键控信号的调制解调,经测试无误。(The program implements minimum shift keying signal modulation and demodulation, tested and correct.)
    2013-10-14 23:02:39下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载