-
PID_Verilog
说明: 之前一直找不到自学编写了一个,PID案例,分享下(I have been unable to find a self-taught, compiled a PID case, share under)
- 2020-10-08 13:26:54下载
- 积分:1
-
altera的ip核,在sopcbuilder中添加后,在niosII IDE中可以用一条语句实现,音频解码的输出。...
altera的ip核,在sopcbuilder中添加后,在niosII IDE中可以用一条语句实现,音频解码的输出。-altera
- 2022-03-05 12:43:51下载
- 积分:1
-
Examples of VHDL language, including a variety of logic gate structure.
vhdl 语言实例,包括各种逻辑门的构造。-Examples of VHDL language, including a variety of logic gate structure.
- 2022-08-08 14:03:44下载
- 积分:1
-
updown
VHDL Programmes -2 for dumping on FPGA
- 2014-02-12 00:22:46下载
- 积分:1
-
The use of Altera' s FPGA
使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上用硬件描述语言实现一个RAM存储器。-The use of Altera" s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 development board with hardware description language to achieve a RAM memory.
- 2023-04-02 08:45:02下载
- 积分:1
-
lsd
按键控制LED流水灯;按键1按下前8个灯从左到右依次点亮,按键2按下中间前8个灯从左到右依次点亮,按键3按下所有灯全亮(Water control button LED lights sequentially lit buttons the eight lights left to right 1 Press button 2 press from left to right is lit in the middle eight lights, key 3 Press All full bright light)
- 2012-10-17 18:23:36下载
- 积分:1
-
MIPS_LANG
verilog实现misp架构,并且支持modelsim仿真(Verilog implements MISP architecture and supports Modelsim simulation)
- 2020-06-18 04:40:02下载
- 积分:1
-
ALU vhdl
此模块模拟alu(算术逻辑单元)和测试台,以验证其工作是否正确。
- 2023-08-23 08:20:04下载
- 积分:1
-
基于fpga的fskpsk信号产生器,可实现对1.2kHz和2.4kHz正弦波的采样...
基于fpga的fskpsk信号产生器,可实现对1.2kHz和2.4kHz正弦波的采样-based on the fpga and fskpsk signal generator,can achieve sample to the 1.2kHz and 2.4kHz sin wave
- 2023-08-25 08:15:03下载
- 积分:1
-
AT070TN83
at070tn83 800x480 tft lcd verilog 測試 quartus 文件 (800x480 tft lcd at070tn83 testing project file)
- 2020-12-07 15:39:21下载
- 积分:1