登录
首页 » VHDL » Fun little FPGA that plays a portion of Habanera

Fun little FPGA that plays a portion of Habanera

于 2022-03-20 发布 文件大小:1.47 MB
0 113
下载积分: 2 下载次数: 1

代码说明:

Fun little FPGA that plays a portion of Habanera

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 系统设计
    基于旋转编码器和LED灯组的强度调节系统设计(Design of Intensity Regulation System Based on Rotary Encoder and LED Lamp Set)
    2020-06-21 02:00:01下载
    积分:1
  • DDS-Waveform-generator
    采用FPGA实现的DDS波形发生器源码,可以实现频率幅值变换、正弦波、方波、三角波输出,输出频率可达1MHz(FPGA implementation of the DDS waveform generator source frequency amplitude transform, sine wave, square wave, triangle wave output, the output frequency up to 1MHz)
    2012-06-29 23:20:58下载
    积分:1
  • RISC
    RISC-DSP组合处理器设计优化[1].-RISC-DSP processor design portfolio optimization [1].
    2022-05-20 00:30:12下载
    积分:1
  • AD9777_SPI_CONFIG
    verilog ad9777 ad芯片的配置程序,SPI接口协议 16bit DA(Verilog ad9777 AD chip configuration program, SPI interface protocols for 16 bit DA)
    2020-07-29 21:08:38下载
    积分:1
  • cpu
    用全加器设计8位运算器逻辑电路图 2、根据逻辑电路用 VHDL编程实现 3、调试编译通过后,仿真 (this file can help you learn the design of cpu)
    2010-01-05 09:56:11下载
    积分:1
  • regheap
    该模块实现一个寄存器堆的操作,其中前16个仅主机能写,规给为32-bit×32。后16个仅Micorblaze能写。读取没有限制。如果双方同时对同一地址进行读写操作,读回的数将是全1。(This module implement a register file of the operation, of which the first host 16 is only able to write rules to the 32-bit × 32. Micorblaze only 16 after the write. There is no limit to read. If the two sides at the same time to read and write operations to the same address, read back would have been a full one.)
    2009-12-10 15:39:59下载
    积分:1
  • 01_test
    说明:  FPGA测试程序,仅供测试硬件是否能够运行,主要功能是点亮运行指示灯(The main function of the test program of FPGA is to light the running indicator.)
    2019-06-20 03:21:28下载
    积分:1
  • 23565785scan_led
    Quartus环境下的7段扫描显示电路的源程序(Quartus environment of the seven scanning display circuit of the source)
    2006-12-11 17:11:41下载
    积分:1
  • MUX
    说明:  用CASE实现4选1数据选择器 很实用 运用VERILOG(Using CASE to achieve 4 election 1 Data Selector practical use Verilog)
    2008-09-11 11:37:35下载
    积分:1
  • cordic_dds
    采用CORDIC算法的直接数字频率合成器的设计(CORDIC algorithm uses direct digital frequency synthesizer design)
    2015-08-18 16:15:17下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载