登录
首页 » VHDL » A counter that starts from 0 and increments mod 16 on each rising edge of the cl...

A counter that starts from 0 and increments mod 16 on each rising edge of the cl...

于 2022-09-16 发布 文件大小:627.00 B
0 158
下载积分: 2 下载次数: 1

代码说明:

A counter that starts from 0 and increments mod 16 on each rising edge of the clock

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL数字系统设计和工程实践1,包含原理,真值表和原理图,以及VHDL源代码....
    VHDL数字系统设计和工程实践1,包含原理,真值表和原理图,以及VHDL源代码.-VHDL digital system design and engineering practice, one that contains principles, truth table and schematic, as well as VHDL source code.
    2022-12-29 08:25:03下载
    积分:1
  • ug835-vivado-tcl-commands
    说明:  Vivado是Xilinx最新的FPGA设计工具,支持7系列以后的FPGA及Zynq 7000的开发。与之前的ISE设计套件相比,Vivado可以说是全新设计的。无论从界面、设置、算法,还是从对使用者思路的要求,都是全新的。看在Vivado上,Tcl已经成为唯一支持的脚本,此文件是vivado是tcl命令的集合。(Vivado is Xilinx's latest FPGA design tool that supports development of FPGAs and Zynq 7000s in the 7 series and beyond. Compared with the previous ISE design suite, Vivado can be said that the new design. No matter from the interface, settings, algorithms, or from the user ideas, are new. Look at Vivado, Tcl has become the only supported script, this file is vivado tcl command collection.)
    2020-10-26 22:50:00下载
    积分:1
  • 一个基于C51指令系统的简易uCOS示范程序,有完整的代码分析
    一个基于C51指令系统的简易uCOS示范程序,有完整的代码分析-A command system based on the C51 model uCOS summary procedures, have a complete code analysis
    2022-06-01 23:18:00下载
    积分:1
  • sinwave
    使用verilog hdl语言编程正弦波信号,能仿真出结果(Can use verilog HDL language programming sine wave signal, the simulation results )
    2013-09-18 15:27:27下载
    积分:1
  • ";Verilog HDL设计指南";5
    《Verilog HDL 程序设计教程》5-"Verilog HDL Design Guide" 5
    2022-04-21 22:39:14下载
    积分:1
  • dingshi
    定时器加数码管显示源码,以及test bench测试模块源码,经modelsim仿真结果正确(Timer plus digital display source code, and test bench test module source code, by modelsim simulation results are correct)
    2013-07-27 10:34:41下载
    积分:1
  • Verilog_HDL
    华为文档《硬件描述语言Verilog基础》-目录 原来搞VHDL,刚刚开始学Verilog。觉得这个入门的提纲不错,共享一下。 (Huawei Documents " basic Verilog Hardware Description Language" - the original directory engage in VHDL, just beginning to learn Verilog. Feel that the entry of the outline of a good, share some.)
    2009-02-21 18:02:37下载
    积分:1
  • cpld/fpga Integral comb filter (CIC) design
    cpld/fpga积分梳状滤波器(CIC)设计-cpld/fpga Integral comb filter (CIC) design
    2022-07-08 17:49:24下载
    积分:1
  • Synopsys-RTLSystemC
    synopsys的systemc和RTl书籍清晰电子版,专业权威的EDA公司的培训资料(synopsys of systemc and RTl clear electronic version of books, professional authority of the EDA company' s training materials)
    2010-08-11 11:49:49下载
    积分:1
  • ss
    it is a new describng system for it field
    2018-02-05 22:48:15下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载