登录
首页 » VHDL » 用FPGA 是先键盘的程序,is good for you

用FPGA 是先键盘的程序,is good for you

于 2023-08-22 发布 文件大小:1.55 kB
0 71
下载积分: 2 下载次数: 1

代码说明:

用FPGA 是先键盘的程序,is good for you -FPGA is the first keyboard to use the procedure, is good for you

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ser_par
    24bitAD数据采样进行串并转换,并行输出。另包括24位DA并串转换,串行输出。(24bitAD data sampling and converted to strings, parallel output. Other notable features include 24-bit DA and string conversion, serial output.)
    2009-12-10 15:46:54下载
    积分:1
  • Six-phase-Motor-Based-on-DSP
    说明:  设计了六相感应电机的控还原 制平台的硬件结构及其各个组成部分,控制平台结构主要由DSP控制系统和主驱动电路系统以及检测电路系统组成。控制系统采用TI公司的TMS320F2812快速DSP控制芯片。 (This paper designs the hardware structure of the six-phase motor control system and introduces every component. The control platform consists of DSP control system, main drive circuit system and detection circuit system .The control system adopts TMS320F2812 DSP chip of TI Company. 更多还原 )
    2011-03-01 12:08:36下载
    积分:1
  • serial_adder
    串行加法器的vhdl描述,用两个移位寄存器和一个全加器,一个d触发器实现(The VHDL description of the serial adder, with two shift registers and a full adder, a D trigger)
    2020-11-10 21:19:46下载
    积分:1
  • loop
    对锁相环路的仿真,二阶环的仿真与分析都可以通过这个文件来到完成(Simulation of PLL, second-order loop simulation and analysis can be completed by the adoption of the document came)
    2008-12-17 23:00:35下载
    积分:1
  • A simple sequential lights
    A simple sequential lights
    2022-08-17 06:37:02下载
    积分:1
  • lcd1602
    艾米电子的液晶1602的Verilog语言程序 (Amy e-LCD 1602 of the Verilog language program)
    2010-10-26 11:20:49下载
    积分:1
  • axi_lite_user
    axi_lite_user官方样例,精简功能,适用于zynq系列axi总线(Axi_lite_user official sample, streamline function, apply to zynq series Axi bus)
    2017-07-24 16:43:22下载
    积分:1
  • AD_R
    AD7685芯片采集程序,可以自行设置采样率,经检验可用。(The AD7685 chip collection procedures, available.)
    2020-12-20 14:19:08下载
    积分:1
  • clock_6
    ds1302时钟驱动程序,已在quartus上验证可以是直接使用(DS1302 clock driver, which has been verified on quartus, can be used directly)
    2020-06-24 12:00:02下载
    积分:1
  • package_control-master
    说明:  从github下载的,能够参考设计AXI4的协议接口(AXI4 Verilog template)
    2019-03-30 16:14:05下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载