登录
首页 » VHDL » 双向使用VHDL仿真环境转移登记环节

双向使用VHDL仿真环境转移登记环节

于 2022-03-20 发布 文件大小:146.52 kB
0 108
下载积分: 2 下载次数: 1

代码说明:

用vhdl实现双向移位寄存器 仿真环境MAXPLUS-II,QUARTUS--bidirectional use VHDL simulation environment shift register Segments-II, QUARTUS-

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Pipeline-2
    Pipeline processor verilog components
    2012-12-21 17:53:18下载
    积分:1
  • VHDL学习手册
    VHDL学习手册-VHDL study manual
    2022-06-12 04:27:07下载
    积分:1
  • ADS8325caiyang konfgzhi
    ADS8325caiyang konfgzhi
    2023-04-14 05:15:03下载
    积分:1
  • Arbitrary odd
    任意奇数分频,只要修改N即可实现 可验证-Arbitrary odd-numbered sub-frequency, as long as the modified N can realize verifiable
    2022-03-19 01:50:16下载
    积分:1
  • 用vlog语言编制程序CPU控制器源代码…
    用vlog语言编写的cpu控制器源代码,用于fpga的硬件编程实验-vlog language used in the preparation of cpu controller source code for programming fpga hardware experiments
    2022-02-15 12:37:59下载
    积分:1
  • Vivado基础实验
    通过用vivado完成一个流水灯项目手把手教你如何使用vivado,内容十分详细。(Using vivado to complete a running light project, you can learn how to use vivado by hand. The content is very detailed.)
    2018-12-06 16:14:45下载
    积分:1
  • ep2c5 实现 段寄存器,实验一 verilog语言,quartus 2 仿真
    ep2c5 实现 段寄存器,实验一 verilog语言,quartus 2 仿真-Register ep2c5 achieve above experiment a verilog language, quartus 2 Simulation
    2022-03-19 07:48:20下载
    积分:1
  • bt656p
    BT656 时序, 逐行, 分辨率1280*960@25Hz(BT656 time series, row by row, resolution 1280*960@25Hz)
    2020-12-09 12:09:19下载
    积分:1
  • DE2_115_Synthesizer
    FPGA implementation of simple Multi-tone Electronic Keyboard using DE2-115 board with a PS/2 keyboard and speaker
    2013-08-20 19:48:32下载
    积分:1
  • Continuous_acoustic_emission_board
    说明:  多通道连续声发射数据采集,每个通道最大5M,采用verilog编程,内部用状态机。(Multichannel continuous acoustic emission data acquisition, each channel up to 5M, using Verilog programming, internal state machine.)
    2020-06-25 13:00:01下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载