登录
首页 » VHDL » 基于FPGA的多功能电子时钟的设计很经典的哦

基于FPGA的多功能电子时钟的设计很经典的哦

于 2022-03-21 发布 文件大小:424.77 kB
0 44
下载积分: 2 下载次数: 1

代码说明:

基于FPGA的多功能电子时钟的设计很经典的哦-FPGA-based multi-functional electronic clock designs are very classic Oh

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 20190718
    uart implementation and documentation, this describes the basic steps in building your own uart module on verilog and programming them on an fpga device
    2020-06-21 21:40:01下载
    积分:1
  • 4-code
    设计一个十进制计数器,具有显示位置随计数时钟在八个数码管中左右滚动的功能。(Design of a decimal counter, a display position with the count clock in at around eight digital scrolling function.)
    2016-05-24 17:00:31下载
    积分:1
  • pcf8563
    pcf8563,在quartusII下VERILOG编写的数字时钟程序,8位数码管显示(pcf8563, written in quartusII VERILOG digital clock program, eight digital display)
    2013-12-24 21:46:21下载
    积分:1
  • VGA
    VGA彩条信号显示控制电路设计,能通过vga显示横条纹竖条纹棋盘条纹(VGA color signal display control circuit design)
    2017-12-07 20:55:10下载
    积分:1
  • vhdl语言 来实现 四位并行加法器的功能 是本科生的必学内容...
    用vhdl语言 来实现 四位并行加法器的功能 是本科生的必学内容-Using VHDL language to realize four parallel adder function is a must for learning the content of undergraduate
    2022-05-12 13:50:07下载
    积分:1
  • D触发器的基本功能的理解及应用,特别是记忆传输功能使用WAIT语句编写地理解...
    D触发器的基本功能的理解及应用,特别是记忆传输功能使用WAIT语句编写地理解-D flip-flop understanding of the basic functions and applications, in particular the memory transfer function using the WAIT statement is prepared to understand
    2022-01-26 05:04:12下载
    积分:1
  • NEW
    Verilog投币式手机充电仪 清华大学数字电子技术基础课程EDA大作业。刚上电数码管全灭,按开始键后,数码管显示全为0。输入一定数额,数码管显示该数额的两倍对应的时间,按确认后开始倒计时。输入数额最多为20。若10秒没有按键,数码管全灭。(Verilog coin operated cell phone charger EDA major homework of digital electronic technology foundation course, Tsinghua University. Just put on the digital tube completely extinguished, press the start button, the digital tube display is 0. Enter a certain amount, the digital tube shows the amount of double the corresponding time, according to the confirmation began countdown. The maximum amount of input is 20. If there is no button in 10 seconds, the digital tube will die out.)
    2020-12-10 16:29:20下载
    积分:1
  • Input from the MIC for some audio and then AOUT interface from broadcast in the...
    从MIC输入一段音频然后,再从AOUT的接口播放出来的verilog 的代码-Input from the MIC for some audio and then AOUT interface from broadcast in the Verilog code
    2023-06-09 21:15:03下载
    积分:1
  • Xilinx V5 FPGA详细规格、编程FPGA参考,系统设计…
    detailed spec for Xilinx V5 FPGA, reference for programming of FPGA, system designer or ASIC designer.
    2022-03-16 03:52:38下载
    积分:1
  • perl
    说明:  perl学习资料,包含一些常用的一些文档,可直接做来用于实践(perl training)
    2009-08-21 10:48:17下载
    积分:1
  • 696524资源总数
  • 103945会员总数
  • 46今日下载