登录
首页 » VHDL » NCO of the VHDL process is the use of nuclear

NCO of the VHDL process is the use of nuclear

于 2022-03-22 发布 文件大小:125.37 kB
0 131
下载积分: 2 下载次数: 1

代码说明:

NCO的VHDL程序,是利用IP核生成的,超好的,快下吧-NCO of the VHDL process is the use of nuclear-generated IP, super good, fast, are you

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Rs232_Trans
    controller for sending serial data at different speeds
    2009-04-28 02:41:14下载
    积分:1
  • fpga DDS ROM数据正弦波形正半周采样程序
    fpga DDS ROM数据正弦波形正半周采样程序-fpga DDS ROM sinusoidal waveform is a half weeks of data sampling procedures
    2022-03-09 21:09:04下载
    积分:1
  • 用VHDL语言写的VGA核心,是个很好很齐全的核心,有很多功能.
    用VHDL语言写的VGA核心,是个很好很齐全的核心,有很多功能.-write VHDL VGA core, is a very good subset of the core, has a lot of functions.
    2022-01-26 04:58:14下载
    积分:1
  • chengxu
    设计制作一个可容纳4组参赛者的数字智力抢答器,每组设置一个抢答按键; 电路具有一第一抢答信号的鉴别和锁存的功能。在主持人将系统复位并发出抢答指令后,若参加者按抢答键,则该组指示灯亮并用组别显示抢答者的组别。此时,电路具有自锁功能,使别组的抢答开关不起作用。 设置计分电路。每组在开始时预置成6分,抢答后主持人计分,答对一次加1分。(The design can accommodate a the Entrants digital intellectual Responder, each set answer in a key circuit has a first answer in the signal to identify and latch functions. Host to the system reset and sent the answer in instruction, participants answer in key, the group of the group light and display the answer in the group. At this point, the circuit has a self-locking function does not work in other groups to answer switch. Set Scoring circuit. Preset six points each at the beginning of the answer in scoring after the host, answer time, add 1 point.)
    2012-06-10 12:58:44下载
    积分:1
  • led5604
    说明:  5604FPGA驱动,能显示数字(5604里面为4个595)(5604 FPGA driver, able to display digital (5604 contains 4 595))
    2020-06-19 18:00:01下载
    积分:1
  • airthmatic & logic unit
    airthmatic & logic unit
    2023-02-23 08:10:03下载
    积分:1
  • 3he11
    产生SH,SP,RS,SP,φ1,φ2驱动脉冲,用于驱动TCD1501的的源代码(To generate SH, SP, RS, SP, φ1, φ2 drive pulse for driving TCD1501 source code)
    2013-05-15 20:50:30下载
    积分:1
  • half_adrrrrder
    FPGA上的一个半加器实例程序,通过测试,可以直接运行在fpga开发板上。(One and a half adder example on FPGA program, through the test, can be run directly on the FPGA development board)
    2013-12-01 12:01:31下载
    积分:1
  • Verilog语法
    说明:  Verilog语法教程,适合初学者,详细(Verilog instruction book)
    2019-05-04 16:07:18下载
    积分:1
  • Foundry-Flash-Verilog-code
    几大代工厂的flash verilog源代码(flash verilog code)
    2021-03-09 15:29:28下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载