登录
首页 » VHDL » Verilog code to calculate Sobel

Verilog code to calculate Sobel

于 2022-03-24 发布 文件大小:538.00 B
0 126
下载积分: 2 下载次数: 1

代码说明:

Verilog code to calculate Sobel

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SVPWM_FPGA_ContainSourceCode
    广东工业大学硕士论文《SVPWM算法优化及其FPGA/CPLD实现》,在详细分析经典SVPWM算法基础上,提出一种优化算法,并在FPGA上实现。论文附录包含VHDL源码。(Guangdong University Thesis " SVPWM algorithm to optimize its FPGA/CPLD realization" in the detailed analysis of the classical SVPWM algorithm is proposed based on an optimization algorithm, and implemented on FPGA. Paper appendix contains VHDL source code.)
    2013-12-30 16:00:11下载
    积分:1
  • ZHWX
    DDS 产生正弦信号,OOK,AM三种波形。 使用xilinx FPGA VHDL(DDS. Resulting in sinusoidal signal, OOK, AM three waveforms. Using xilinx FPGA VHDL.)
    2016-09-23 16:01:04下载
    积分:1
  • leadingzero
    使用并行结构对32位数据进行前导零检测,使用Verilog编程(Use parallel structure to the 32-bit data, leading zero detection, using Verilog Programming)
    2010-05-12 10:48:36下载
    积分:1
  • fpga
    fpga的一些经验之谈,对初学者比较有用,都是些容易出错误的地方(FPGA some experiences, more useful for beginners, are more vulnerable to the wrong place)
    2007-09-21 20:58:57下载
    积分:1
  • file_read vhdl code provide by my teacher for reading file into FSM
    file_read vhdl code provide by my teacher for reading file into FSM-file_read vhdl code
    2022-03-12 05:55:24下载
    积分:1
  • Polyphase--Filter
    多相抽取滤波器。分四相,两倍抽取,采用16阶FIR滤波器实现(Polyphase decimation filters. Divided into four phases, extracted twice using 16-order FIR filter implementation)
    2020-09-10 15:58:02下载
    积分:1
  • Analog-Digital-Wandler
    关于逻辑信号的转变等等的一个程序。还包括显示(Analog-Digital-Wandler)
    2009-11-07 20:20:28下载
    积分:1
  • 数字电压表程序
    基于FPGA的数字电压表 两种方案 一种VHDL一种Verilog(Digital voltmeter based on FPGA)
    2018-04-04 21:33:14下载
    积分:1
  • Synopsys-tools-intruction
    synopsys的主要的工具介绍,包括DC,PT,Formality等,对于初学IC设计者了解设计工具有很大帮助。(synopsys of the main tools for presentations, including DC, PT, Formality, etc., for the beginner tool for IC designers to understand the design of much help.)
    2011-08-06 12:21:01下载
    积分:1
  • hamming_encodeadecode
    用Verilog语言编写的对m序列进行汉明码编译码的程序。具体实现为产生m序列后对其进行(7,4)汉明码编码并加错,然后将其纠错译码并输出,详细过程见仿真。(Written by Verilog m sequence of procedures for coding and decoding Hamming codes. Concrete realization of m sequence to produce its (7,4) hamming code and a mistake, and then error correction decoding and output, see the detailed process simulation.)
    2011-04-22 16:46:39下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载