网站首页

Gaussian Random number generator (hardware implemented)

于 2022-03-25 发布文件大小:1.97 MB

 0  139

下载积分: 2 下载次数: 1

我要下载

代码说明：

This is hardware implemented Gaussian random number generator based on the article attached in the folder "Document" The system is based on the Ziggurat Gaussin random algorithm and implemented when I was under-graduate. Although it is not my original system, it is so helpful cause I can acquire a lot of useful skills of verilog programming such as pipeline. It is well simulated on the synthesis tool (ISE14.7) and the printed data can be verified using Matlab which is in the "Document" folder. The testbench fils is tb_Zigg.v, and the top module file is top_Zigg.v Goodlucks~

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

BCD
BCD码减法实现程序，非常完整，采用Verilog HDL语言实现。(BCD subtraction to achieve program code, very complete, using Verilog HDL language.)

2010-08-04 16:43:26下载

积分：1
moore-FSM
该程序描述并且模拟和实现了了一个摩尔有限状态机的功能和作用(The program describes the simulation and the function and role of a mole finite state machine)

2013-05-10 10:27:09下载

积分：1
VHDLgoldbook
VHDL黄金参考手册，能让你更好的学习了解VHDL语言(VHDL gold reference manual, can make you a better learn VHDL language)

2013-12-05 16:06:19下载

积分：1
四位密码锁
4位密码锁，可设置密码，三次密码错误后，锁死，密码错误报警，密码错误红灯亮，密码正确绿灯亮，基于FPGA实现，Cyclone II EP2C35F672C6 仅供参考

2022-01-26 07:59:07下载

积分：1
Complete-RAM
ram 64KB designed by haneesh in verilog

2011-07-15 00:57:01下载

积分：1
project_1
说明：简单的一个Verilog小程序，适合刚接触的人群(A simple Verilog small program, suitable for people just contact)

2020-06-16 22:20:01下载

积分：1
viterbi
说明： viterbi decode by verilog

2019-06-18 00:55:40下载

积分：1
yuandaima
以GPS为时间基准，实现多传感器器数据同步采集，整合信息后发送 VERILOG语言编写 QUARTUS II环境(GPS-time basis, synchronized multi-sensor data acquisition, integration of information after sending VERILOG language environment QUARTUS II)

2014-10-12 19:15:45下载

积分：1
FPGA数码管显示秒表实验
说明： FPGA数码管显示秒表实验三种方法实现：方法一：对秒计数，得到（秒显示）0~9，对（秒显示）计数，得到（分秒显示）0~5，对（分秒显示）计数，得到（分钟显示）0~5，注意进位时机方法二：对秒计数，得到（秒显示）0~9 对秒计数，得到（分秒显示）0~5 对秒计数，得到（分钟显示）0~5 方法三：只对秒计数，分别取模 %60得到分钟显示 ************************ 余数%10得到分秒显示（据说）取模运算占资源！！！！（也能接受？好像...）再剩下的余数为秒显示 ************************(Experiment of Digital Tube Display Stopwatch Based on FPGA Three ways to achieve)

2020-06-22 04:40:02下载

积分：1
tsobbellh
这是我本人自己开发的可用于256*256大小的图像进行sobel边缘检测的vhd文件，可在QuartusII或MaxplisII下综合与与仿真，并在FPGA上测试过。能进行修改支持其他大小图像的sobeel边缘检测，同时还能实现其它的图像模块化处理算法，例如高斯滤波，平滑等。 (This is my own development vhd file, can be used for 256* 256 size image sobel edge detection under QuartusII or MaxplisII synthesis and with simulation, and tested on FPGA. Can be modified to support other sobeel size image edge detection, while still achieving other image the modular processing algorithms, such as Gaussian filtering and smoothing.)

2012-08-23 22:17:19下载

积分：1

696518资源总数
105559会员总数
1今日下载

Gaussian Random number generator (hardware implemented)

0 个回复

热门标签

热门下载