-
利 用 来 vhdl 设 计 p cm的 实 现
利 用 来 vhdl 设 计 p cm的 实 现-Vhdl design used for the realization of p cm
- 2023-06-01 20:05:03下载
- 积分：1
-
rough22
采用倍频及1/3、1/12倍频绘制的路面不平度频谱图（自编）(Using octave and 1/3, 1/12 octave drawn road roughness spectrum (self))
- 2013-09-10 16:50:13下载
- 积分：1
-
51SCMTutorial
《精彩51单片机教程》适合初学者，很难得(" Discover the 51 SCM Guide" for beginners, very rare)
- 2010-09-10 20:26:39下载
- 积分：1
-
EDA常用计数函数VHDL程序设计，减法计数器：可预置数：
EDA常用计数函数VHDL程序设计，减法计数器：可预置数：-common counting function EDA VHDL programming, subtraction counter : Preset :
- 2022-03-25 01:33:15下载
- 积分：1
-
通用：我新的FFT VHDL VHDL，我试图用Xilinx的FFT核，但当…
FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results.
here is what I do:
1- from core generator I choose fft core and create .vhd & .vho & .xco files.
2- I add the .xco & .vhd files to my project.
3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity of the wrapper file.-FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results.
here is what I do:
1- from core generator I choose fft core and create .vhd & .vho & .xco files.
2- I add the .xco & .vhd files to my project.
3- I create a new vhdl source as a wrapper to the core and add the code from the .vho files where it exactly says, and take the ports of the component and add it to the entity o
- 2022-06-20 20:06:05下载
- 积分：1
-
Chapter06
cvery high compatibles for quartus
- 2010-06-10 11:39:28下载
- 积分：1
-
基于Xilinx FPGA的OFDM通信系统基带设计
说明： 使用ISE软件实现OFDM通信系统的框架搭建，完成上板前的仿真工作(Realization of OFDM communication system with ISE software)
- 2019-03-28 10:21:02下载
- 积分：1
-
Manchester-code-of-VHDL-program
利用FPGA实现硬件的VHLD语言的Manchester code。(Hardware implementation using FPGA VHLD language Manchester code.)
- 2013-07-14 22:08:25下载
- 积分：1
-
this a spartan 3E base project file.
this is the project of game in which vga...
this a spartan 3E base project file.
this is the project of game in which vga is interfaced to FPGA.
this file is main file in which vga timing is maintained.-this is a spartan 3E base project file.
this is the project of game in which vga is interfaced to FPGA.
this file is main file in which vga timing is maintained.
- 2023-07-29 01:40:03下载
- 积分：1
-
JOP kernel source code cache, not easy to find, we must kits
JOP的内核缓存源码，不易找到，大家一定要顶啊-JOP kernel source code cache, not easy to find, we must kits
- 2022-01-27 18:39:54下载
- 积分：1
