-
Lantern controller vhdl language test eda
彩灯控制器 vhdl语言开发 eda实验-Lantern controller vhdl language test eda
- 2023-01-14 11:25:03下载
- 积分：1
-
clz
说明： 对于一串二进制数前置零的计数的Verilog程序(For a string of binary zero count Verilog pre-procedure)
- 2021-03-31 21:29:08下载
- 积分：1
-
数字电子设备上下计数器的实现
上/下计数器是有用的大规模集成
- 2022-01-26 01:21:27下载
- 积分：1
-
ZBT SRAM controller reference design for Xilinx VHDL source code
ZBT SRAM控制器参考设计，xilinx提供的VHDL源代码-ZBT SRAM controller reference design for Xilinx VHDL source code
- 2023-02-16 08:00:04下载
- 积分：1
-
integrator
this code for integrator for 8 bit signal
- 2010-01-07 16:06:04下载
- 积分：1
-
一个用VerilogHDL语言编写的模6的二进制计数器
一个用VerilogHDL语言编写的模6的二进制计数器-a Verilog HDL language used in the preparation of the six-binary counter
- 2022-03-22 05:41:51下载
- 积分：1
-
RANGEN
2011年全国大学生电子设计竞赛E题“简易数字信号传输性能分析仪”fpga的控制代码，verilog编写；包括了M序列及同步时钟的提取等所有程序。(2011 National Undergraduate Electronic Design Contest E title "Simple digital signal transmission performance analyzer" fpga control code, verilog prepared including the M-sequence and synchronous clock extraction and all other programs.)
- 2020-10-27 17:09:59下载
- 积分：1
-
NIOS_i2sound_demo
在nios系统开发中的驱动i2c音频电路的代码,包括verilog代码,与相应的驱动代码(In the nios system development in the driver i2c code for the audio circuitry, including the verilog code, and the corresponding driver code)
- 2009-12-18 10:08:09下载
- 积分：1
-
FPGA中嵌入8051的核 并且实现控制128*64的液晶显示
FPGA中嵌入8051的核 并且实现控制128*64的液晶显示-FPGA embedded in 8051 and to achieve control of the nuclear 128* 64 LCD
- 2023-05-15 17:55:03下载
- 积分：1
-
AES 128 Crypto Core
Mini AES
Advanced Encryption Standard (AES) implementation with small area/resources utilization.
Features
- Encryption and Decryption unit in single core.
- 2023-01-28 07:05:04下载
- 积分：1
