登录
首页 » VHDL » 数字频率计~ VHDL 实现 可以实现频率的测量和现实的功能 8位

数字频率计~ VHDL 实现 可以实现频率的测量和现实的功能 8位

于 2022-04-10 发布 文件大小:642.70 kB
0 122
下载积分: 2 下载次数: 1

代码说明:

数字频率计~ VHDL 实现 可以实现频率的测量和现实的功能 8位-digtal frequency tester (use vhdl) can be used to test frequency (8bit)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • libiio-0.15
    说明:  ad9361 matlab驱动代码,运行此代码可在matlab中控制AD9361(AD9361 matlab driver code, running this code can control AD9361 in MATLAB)
    2020-07-25 12:38:44下载
    积分:1
  • IIC EDID码配置
    该代码完成了利用IIC总线接口,对HDMI芯片的EDID码进行配置的功能,已经验证在XILINX ML605开发板可用。
    2022-02-01 20:27:01下载
    积分:1
  • dianzhen
    fpga实验板上16*16点阵显示汉字的程序-翻译结果fpga实验板上16*16点阵显示汉字的程序(Experimental fpga board 16* 16 dot matrix display Chinese program- translation results fpga experimental board 16* 16 dot matrix display Chinese characters in the program)
    2013-12-24 16:28:00下载
    积分:1
  • NEW
    Verilog投币式手机充电仪 清华大学数字电子技术基础课程EDA大作业。刚上电数码管全灭,按开始键后,数码管显示全为0。输入一定数额,数码管显示该数额的两倍对应的时间,按确认后开始倒计时。输入数额最多为20。若10秒没有按键,数码管全灭。(Verilog coin operated cell phone charger EDA major homework of digital electronic technology foundation course, Tsinghua University. Just put on the digital tube completely extinguished, press the start button, the digital tube display is 0. Enter a certain amount, the digital tube shows the amount of double the corresponding time, according to the confirmation began countdown. The maximum amount of input is 20. If there is no button in 10 seconds, the digital tube will die out.)
    2020-12-10 16:29:20下载
    积分:1
  • ADC
    AD转换的Matlab程序,将输入电压转换成时间(脉冲宽度信号)或频率(脉冲频率),然后由定时器/计数器获得数字值(AD conversion of the Matlab program, the input voltage is converted into a time (pulse width signal) or a frequency (pulse frequency), and then to obtain a digital value by the timer/counter)
    2012-12-18 11:01:40下载
    积分:1
  • FPGA设计中的一些经典例子对学习FPGA的人会有帮助...
    FPGA设计中的一些经典例子对学习FPGA的人会有帮助-FPGA design of some of the classic examples of people learning FPGA would be helpful
    2022-05-23 13:59:58下载
    积分:1
  • Describes the use of FPGA Interface USB interface PDIUSBD12 development flow.
    描述了使用FPGA接口PDIUSBD12开发USB接口的流程.-Describes the use of FPGA Interface USB interface PDIUSBD12 development flow.
    2023-04-29 07:25:03下载
    积分:1
  • FPGA based implementation of a SDR
    FPGA based implementation of a SDR - codes in Verilog HDL for the processor and control.-FPGA based implementation of a SDR- codes in Verilog HDL for the processor and control.
    2022-12-18 09:05:03下载
    积分:1
  • power_control
    四轴动力模块,用一个顶模块控制,输入有:油门(20档);指令;水平仪控制指令,4个输出口(Axis power modules, with a top module control inputs are: accelerator (20 files) instruction Level control instructions, four output ports)
    2013-12-26 20:57:03下载
    积分:1
  • A4_Led3
    led学习控制l44444444444444(led verilog led ccccccc)
    2019-05-06 09:38:14下载
    积分:1
  • 696518资源总数
  • 105721会员总数
  • 0今日下载