登录
首页 » VHDL » 用VHDL语言编写的实现8位数据的并串转换,可下载在FPGA中

用VHDL语言编写的实现8位数据的并串转换,可下载在FPGA中

于 2022-04-15 发布 文件大小:4.84 kB
0 125
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言编写的实现8位数据的并串转换,可下载在FPGA中-VHDL language with the realization of an 8-bit data, and the string conversion, can be downloaded in the FPGA in

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ByteBlasterII 下载线的制作
    ByteBlasterII 下载线的制作-Download ByteBlasterII production line
    2023-03-03 07:20:04下载
    积分:1
  • ML605板子上的灯
    ML605评估板上的流水灯,可以实现每隔0.16秒进行+1操作 #include #include #include #include #include int main() {   char a[] = "-100" ;   char b[] = "123" ;   int c ;   c = atoi( a ) + atoi( b ) ;   printf("c = %d ", c) ;   return 0;
    2022-06-01 23:28:16下载
    积分:1
  • LED blinker : LED1 blink every second, LED2 blink every minute
    与Xilinx spartan6评估委员会结合的小型项目示例。
    2023-02-03 21:50:03下载
    积分:1
  • sobel
    由Verilog编写在FPGA实现sobel算法应用于图像边缘检测,工程文件可在quartus13.1以上版本打开;工程使用到ram、fifo、pll三种ip核,design文件夹下包含ram、fifo、vga控制以及串口收发和sobel算法模块,sim和doc文件夹下分别包含modelsim的仿真模块和仿真结果;测试时将200*200分辨率的图片用matlab文件夹下的matlab脚本压缩、二值化,再将生成文件中数据用串口发给FPGA,边缘检测结果会通过VGA输出。(Written by Verilog in the FPGA implementation sobel algorithm applied to the edge detection of the image, the project file can be opened in the quartus13.1 or later project use ram, fifo, pll three ip kernel, design folder contains ram, fifo, vga control and Serial port transceiver and sobel algorithm module, sim and doc folder, respectively, include modelsim simulation module and simulation results test will be 200* 200 resolution picture matlab folder under the matlab script compression, binarization, and then generated Data in the file with the serial port to the FPGA, edge detection results will be output through the VGA.)
    2021-01-15 21:08:46下载
    积分:1
  • I2C is a two
    I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices.
    2022-10-23 17:25:02下载
    积分:1
  • FIRDF_design
    FIR带通、带阻滤波器设计,需要输入截止频率以及容许偏差。(FIR band pass and band stop filter design)
    2020-09-28 15:17:44下载
    积分:1
  • 实用的程序代码,希望对大家有用,已经调试通过
    实用的程序代码,希望对大家有用,已经调试通过-Practical program code, in the hope that useful to everybody, has debugging through
    2022-06-03 06:28:25下载
    积分:1
  • PLL
    FPGA板上的锁存器PLL控制代码(verilog代码)(FPGA board latch the PLL control code (Verilog code))
    2021-03-19 17:29:19下载
    积分:1
  • FFT
    FFT with FIR created by students in univercity
    2015-06-22 14:57:30下载
    积分:1
  • table-for-sin-functionof-
    DDS中的正余弦生成,初始相位相差90度,可自行改变输出频率(Cosine generation of DDS, the initial phase difference of 90 degrees, the output frequency can be changed on their own)
    2013-12-17 22:09:56下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载