登录
首页 » VHDL » This procedure for the serial communication procedures, the use of Verilog langu...

This procedure for the serial communication procedures, the use of Verilog langu...

于 2022-04-22 发布 文件大小:757.85 kB
0 118
下载积分: 2 下载次数: 1

代码说明:

此程序为串行通信程序,采用verilog语言编写的,经过仿真验证已经通过.-This procedure for the serial communication procedures, the use of Verilog language, after simulation has been adopted.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VER_I2C_EEPROM
    EEPROM 的verilog仿真模型(cat24cxx系列)(verilog simulition Model of EEPROM,include cat24cxx)
    2016-10-15 11:37:50下载
    积分:1
  • FPGA简:讲述了FPGA的基本概念、结构、发展
    FPGA简:讲述了FPGA的基本概念、结构、发展-Jane FPGA: FPGA describes the basic concepts, structure, development
    2022-03-10 18:57:06下载
    积分:1
  • HASH
    hash加速器的verilog实现,也用于fpga或asic(hash verilog rtl )
    2015-01-29 18:48:13下载
    积分:1
  • FPGA
    FPGA的学习指南,绝对经典,内容比较超值,我已经细心读过了,讲解清晰,快速入门。-FPGA-study guide, an absolute classic, the content of more value, I have carefully read, and to explain clearly, Getting Started.
    2023-07-28 14:25:03下载
    积分:1
  • 01_基于ZYNQ的FPGA基础入门
    VIVADO SOC 使用文档 基于zynq 7020(vivado soc example text of zynq)
    2020-06-17 12:00:01下载
    积分:1
  • GPS
    通过UART在FPGA数码管上显示经纬度坐标的代码(By UART displayed on FPGA digital latitude and longitude coordinates of the code)
    2015-06-22 17:14:37下载
    积分:1
  • cputimer
    基于 CPU 的精确计时器,时钟频率越高,计时越准(Based on the exact CPU timer, the higher clock frequency, the more time-quasi-)
    2009-04-25 10:36:11下载
    积分:1
  • 8bit-cpu
    VHDL由简单存储器,计数器等搭建最终实现8位的cpu设计(VHDL realization 8 of cpu design)
    2015-10-16 14:26:34下载
    积分:1
  • 2004 SNUG of systemverilog
    2004 SNUG of systemverilog
    2022-09-09 13:40:02下载
    积分:1
  • verilog_16QAM.rar
    使用verilog实现全数字16QAM调制器,载波频率1MHZ,数据比特流的速率为100Kbps,(the modulation of 16QAM based on FPGA)
    2009-12-07 21:20:07下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载