登录
首页 » VHDL » 这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器

这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器

于 2022-05-16 发布 文件大小:142.47 kB
0 120
下载积分: 2 下载次数: 1

代码说明:

这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器-this is an implimentation of an multiplier rather than multiplexer.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 计数器,用VHDL语言实现。
    Counter written in VHDL.
    2022-11-25 23:35:03下载
    积分:1
  • DDR(双速率)SDRAM控制器参考设计,xilinx提供
    DDR(双速率)SDRAM控制器参考设计,xilinx提供-DDR (double data rate) SDRAM controller reference design for Xilinx
    2022-11-19 10:30:03下载
    积分:1
  • modelsim_ug
    Mentor Graphics ModelSim User s Guide Software v6.3g
    2010-04-18 13:30:25下载
    积分:1
  • 运行在FPGA上的Verilog程序(实现对ADC的控制)
    运行在FPGA上的Verilog程序(实现对ADC的控制)-Verilog procedures (the achievement of the control of the ADC)
    2022-01-30 10:06:47下载
    积分:1
  • vedic_Code
    vedic multiplication
    2015-11-16 19:19:40下载
    积分:1
  • 1151175
    Image Embedded VHDL Code by using watermarking technique
    2013-03-14 16:53:07下载
    积分:1
  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    2022-06-13 02:00:08下载
    积分:1
  • The-NIOSII-detailed-tutorial
    黑金动力原创nios ii教程,介绍了硬件、软件开发流程,提供了led、中断、串口、rtc、spi、iic、定时器等十多个实验的详细介绍(Alinx original nios ii tutorial, this paper introduces the hardware and software development process, and provides led, interrupt, a serial port, the RTC, spi, iic, timer and so on more than a dozen experiments in detail)
    2020-12-08 15:09:21下载
    积分:1
  • VGAPPS2PCORDIC
    FPGA课程设计源码,整合VGA,PS2键盘,CORDIC三角函数算法,在basys2平台上使用完全可行。(FPGA curriculum design source, integrated VGA, PS2 keyboard, CORDIC trigonometric algorithm, used on basys2 platform entirely feasible.)
    2015-10-12 20:56:05下载
    积分:1
  • verilog 入门概述 新手学习资料
    verilog 入门概述 新手学习资料-Getting Started with an overview of novice learning materials verilog
    2022-03-09 23:40:45下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载