登录
首页 » VHDL » 这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器

这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器

于 2022-05-16 发布 文件大小:142.47 kB
0 91
下载积分: 2 下载次数: 1

代码说明:

这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器-this is an implimentation of an multiplier rather than multiplexer.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • gtwizard_254_127_ex_1113_3
    说明:  配置GTH ip的例子工程,选用7 series 芯片的GTH 113quad的四个通道,在程序中每个链路利用自己的恢复时钟进行数据解码,所以四个通道可以各自独立运行;成功工作在2.54Gb/s的链路状态,长时间(>24小时)的测试,误码率一直为0.(The GTH ip example project is configured with four channels of the GTH 113quad of the 7 series chip. Each link in the program uses its own recovery clock for data decoding, so the four channels can operate independently; the successful operation is at 2.54Gb/ The link state of s, long time (>24 hours) test, the bit error rate has been 0.)
    2019-06-17 21:33:56下载
    积分:1
  • dw_apb_rtc_db
    verilog实现rtc文档,可用于实现RTC。(verilog realize rtc document can be used to implement the RTC.)
    2016-04-05 22:39:37下载
    积分:1
  • asynchronous reset state machine
    异步复位状态机 -- State Machine with Asynchronous Reset -- dowload from: www.fpga.com.cn & www.pld.com.cn -asynchronous reset state machine-- State Machine with Asynchronou "s Reset-- dowload from : www.fpga.com.cn
    2023-07-14 12:30:03下载
    积分:1
  • HDMI接口编解码传输模块ASIC设计_刘文杰
    ? 熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。 ? 利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。 ? 利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。 ? 利用双线性插值方法实现对图像640×480到1024×768的放大操作。 ? 完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format. Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface. With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA. The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768. Complete the VGA display interface design.)
    2020-06-25 04:00:02下载
    积分:1
  • Verilog_SimpleCalculator-master
    这是一个计算器的Verilog代码,可实现加减乘除等基础功能(calcultor for you to do some reserches.)
    2017-12-24 10:24:59下载
    积分:1
  • wiley2007年的新书高级FPGA设计作者是权威的设计咨询公司老总,经验之谈...
    wiley2007年的新书高级FPGA设计作者是权威的设计咨询公司老总,经验之谈-wiley2007-year senior FPGA design book author is the authority of the design consulting firm CEOs, experiences
    2022-04-08 08:33:13下载
    积分:1
  • ecc
    说明:  This paper analyzes the cryptography scheme of the Trust Platform Model(TPM). The focus of the discussion would be the comparison of elliptic curve cryptography and the nowadays widely used 2048-bit RSA in evaluating which would be better suited to be used on TPM. A TPM implementation scheme based on ECC is proposed, which includes encryption and decryption schemes, signature and verification scheme, key agreement scheme. Corresponding examples of TPM commands would also be given.
    2019-06-13 14:53:45下载
    积分:1
  • cordic
    16级流水线型cordic旋转代码以及测试文件,亲测好用(16-stage pipelined cordic rotation code and test files, pro-testing)
    2019-03-09 08:59:01下载
    积分:1
  • 手把手教你学FPGA 语法篇
    编程规范是重中之重,带你书写良好的变成习惯(It is used to measure noise and detect road noise pollution. It is accurate and has good effect.)
    2018-03-10 20:49:51下载
    积分:1
  • PCPU设计代码
    说明:  RISC 5级流水线CPU,带HAZARD处理(RISC 5 pipeline CPU with HAZARD processing)
    2020-06-24 04:00:01下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载