登录
首页 » VHDL » 用VHDL语言写的,音乐演奏程序,范例歌曲为“青花瓷”片段。...

用VHDL语言写的,音乐演奏程序,范例歌曲为“青花瓷”片段。...

于 2022-05-30 发布 文件大小:683.78 kB
0 46
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言写的,音乐演奏程序,范例歌曲为“青花瓷”片段。-Using VHDL language, and music performance procedures, examples of songs as

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 16QAM-modulation-based-on-FPGA
    基于FPGA的16QAM调制程序,基于verilog开发环境(16QAM modulation program based on FPGA-based development environment verilog)
    2014-05-07 14:05:25下载
    积分:1
  • spi flash 控制器设计
    基于FPGA的spi flash 控制器设计,详细的vhdl代码分析.......................................................................................................................................................................................................................
    2022-07-04 03:02:41下载
    积分:1
  • f_adder
    该工程描述的是一位全加器,可以用此作为基础,搭建多位全加器(The project description is a full adder can use this as a basis to build a number of full adder)
    2013-04-21 10:30:16下载
    积分:1
  • ADC TLC5510的测试程序,经过测试是非常简单和容易的
    ADC TLC5510的测试程序,经过测试通过,十分简单好用-ADC TLC5510 test procedures, after the test is very simple and easy
    2022-03-17 18:38:12下载
    积分:1
  • 2018全国大学生FPGA大赛封闭测试上机题
    说明:  2018全国大学生FPGA创新设计大赛南京总决赛封闭测试题目,以及自己编写的verilog和testbench,欢迎学习借鉴(The closed test topic of the 2018 National Undergraduate FPGA innovation design competition Nanjing finals, as well as Verilog and testbench compiled by ourselves, are welcome to learn)
    2020-11-23 22:39:33下载
    积分:1
  • THU微纳电子系ic设计课程大作业CNN
    说明:  THU微纳电子系ic设计课程大作业,使用verilog实现CNN加速器,含一层卷积和池化,仿真通过。(a CNN accelerator written in VerilogHDL, including one conv layer and one pooling layer, simulation passed)
    2020-07-06 20:18:57下载
    积分:1
  • vhdl描写的通用异步改进dram控制器,经过编译器综合和仿真测试,符合设计要求。...
    用vhdl描写的通用异步改进dram控制器,经过编译器综合和仿真测试,符合设计要求。-Using VHDL description Universal Asynchronous improved dram controller, through an integrated compiler and simulation testing, in line with the design requirements.
    2022-04-19 09:59:57下载
    积分:1
  • Cadence_manual_1.2.pdf
    Cadence_manual_1.2.pdf
    2022-01-26 00:20:48下载
    积分:1
  • vhdl语言编写的基于FPGA的波形发生器。对于做实验需要产生的波形非常有用。...
    用vhdl语言编写的基于FPGA的波形发生器。对于做实验需要产生的波形非常有用。-VHDL language using FPGA-based waveform generator. Does the need for experimental waveforms generated very useful.
    2022-05-22 13:12:54下载
    积分:1
  • LaurentCPM
    Laurent程序,用于CPM信号的调制,接收和分解,译码,以及判断(Laurent procedures for CPM modulation of the signal, and decomposition receiving, decoding, and to determine)
    2013-08-16 01:32:40下载
    积分:1
  • 696524资源总数
  • 103930会员总数
  • 47今日下载