-
基于FPGA 的usb传输
利用FPGA实现USB芯片CY7C68013与上位机的进行通信的系统,代码采用VHDL语言实现,利用状态机实现FPGA控制USB的数据传输,传输时序采用SLAVE FIFO实现
- 2022-03-05 23:47:35下载
- 积分:1
-
pdf
说明: 一种基于FPGA的调频连续波方位向多通道
FMCW SAR的实时成像信号处理方法及FPGA,包
括:步骤一、计算重构矩阵;步骤二、重构方位向
多通道数据,包括:步骤2 .1、对各个通道的回波
数据沿方位向分别间隔补零,并进行方位向傅里
叶变换;步骤2 .2、将方位向傅里叶变换之后各个
通道方位向相同位置的点组合为一个向量并与
重构矩阵相乘,得到重构完成的方位向数据;(An azimuth multichannel FMCW based on FPGA
FMCW SAR real-time imaging signal processing method and FPGA, package
Including: Step 1: calculate the reconstruction matrix; step 2: reconstruct the orientation
Multichannel data, including: step 2.1, echo of each channel
The data is compensated with zero along the azimuth direction respectively, and the azimuth Fourier is carried out
Step 2.2, after the azimuth Fourier transform
The points of the same position in the channel azimuth are combined into a vector and are connected withThe reconstruction matrix is multiplied to get the reconstructed azimuth data
Step 2.3. Repeat step 2.3 for the data of different distance gates)
- 2020-02-07 19:47:41下载
- 积分:1
-
对于FFT的蝶形结构
图书馆IEEE;
- 2022-11-14 05:40:03下载
- 积分:1
-
digital_clock
说明: 数字钟通过verilog实现,并且支持Modelsim仿真,通过实验验证(The digital clock is implemented by Verilog and supports Modelsim simulation)
- 2020-06-18 05:00:02下载
- 积分:1
-
用verilog编写的网卡芯片rtl级。前仿后仿都通过了,可以在modelsim上运行察看...
用verilog编写的网卡芯片rtl级。前仿后仿都通过了,可以在modelsim上运行察看-verilogrtl After the former imitation through imitation, it can run on the look modelsim
- 2022-09-01 11:30:03下载
- 积分:1
-
Dac714
dac714的控制程序,包括spi数据通信,转换控制(dac714 control procedures, including the spi data communications, switching control)
- 2011-05-18 09:13:59下载
- 积分:1
-
8255参考设计VHDL源代码
8255参考设计VHDL源代码-The sound code of 8255 reference design based on VHDL
- 2022-05-31 03:46:31下载
- 积分:1
-
nv04_context
The description header can be found in signal_processing_library.h.
- 2015-07-17 09:36:41下载
- 积分:1
-
希尔伯特变换是通信系统中的一个重要组成部分,如:
The Hilbert Transform is an important component in communication systems, e.g. for single sideband modulation/demodulation, amplitude and phase detection, etc. It can be formulated as filtering operation which makes it possible to approximate the Hilbert Transform with a digital filter. Due to the non-causal and infinite impulse response of that filter, it is not that easy to get a good approximation with low hardware resource usage. Therefore, different filters with different complexities have been implemented.
The detailed discussion can be found in "Digital Hilbert Transformers or FPGA-based Phase-Locked Loops" (http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4629940).
The design is fully pipelined for maximum throughput.
- 2023-02-02 09:20:04下载
- 积分:1
-
DDC
说明: 数字下变频verilog实现,项目中常用模块(apply the digital down frequency in my project)
- 2020-12-08 11:29:20下载
- 积分:1