登录
首页 » VHDL » 硬件描述语言,verilog HDL,实现了解码器的设计

硬件描述语言,verilog HDL,实现了解码器的设计

于 2022-06-03 发布 文件大小:1.19 kB
0 107
下载积分: 2 下载次数: 1

代码说明:

硬件描述语言,verilog HDL,实现了解码器的设计-hardware description language, verilog HDL, the decoding of Design

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL language is designed to be simple to use the CPU, the focus of the design o...
    用VHDL语言设计简单的CPU,重点设计微操作代码,然后设计CPU各组成模块,最后根据设计的微操作设计微指令,验证设计的正确性。可基本实现加、减、乘、除、移位、循环等操作。-VHDL language is designed to be simple to use the CPU, the focus of the design of micro-operation code, and then design the components of CPU module designed the final design of the micro-operation microinstruction to verify the correctness of the design. Can achieve the basic add, subtract, multiply, divide, transfer, recycling and other operations.
    2022-01-26 04:06:25下载
    积分:1
  • Norflash
    用verilog hdl写的Norflash控制器,可实现单字节读写,扇区擦除。(Norflash controller edit by Verilog hdl,it can read or write by Byte,or erase the sector.)
    2021-03-29 16:29:11下载
    积分:1
  • FpgaFskMod
    基于verilog的2FSK调制程序,simulink仿真通过(2FSK modulation program based on Verilog, Simulink simulation passed)
    2021-05-12 17:30:03下载
    积分:1
  • UART_Send_handle
    这是一个很好的基于verilog的串口通信422模块,已经经过多次验证,绝对可靠,可直接使用,本人已在工程中多次使用,无误差(This is a good serial communication based on Verilog 422 module, has been repeatedly verified, absolutely reliable, can be used directly, I have repeatedly used in the project, no error)
    2021-04-07 15:49:01下载
    积分:1
  • buffer
    用verilog实现的buffer,经过了fpga平台验证。(Implement buffer with verilog.)
    2020-10-28 12:19:58下载
    积分:1
  • XILINXCPLD combine the simulation RS232 communication Verilog source
    结合XILINXCPLD所做的模拟RS232通信verilog源程序-XILINXCPLD combine the simulation RS232 communication Verilog source
    2022-01-28 06:03:56下载
    积分:1
  • LED
    一个走马灯的程序,可以按照要求一个一个往后面按顺序点亮(A program for the lantern can be lit one by one according to the requirements.)
    2019-06-28 15:18:09下载
    积分:1
  • 用VHDL编写的计算器,能实现简单的加减乘除四则运算
    用VHDL编写的计算器,能实现简单的加减乘除四则运算
    2022-03-18 17:26:25下载
    积分:1
  • VHDL design classic, it is also useful.
    VHDL经典设计,值得参考。压缩包里面文件直接用记事本打开即可。-VHDL design classic, it is also useful.
    2022-05-26 21:13:44下载
    积分:1
  • verilog-learning-of-HuaWei
    华为公司学习verilog的资料,绝密资料,想学习verilog编程,想学习FPGA,想以后进华为公司的都可以看看。(Huawei learning verilog information, confidential information, want to learn verilog programming, want to learn FPGA, think later into the Huawei can see.)
    2013-07-23 14:48:30下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载