-
ConvolutionWithViterbiDecoding
QPSK调制下的(5,7)卷积码的编码和维特比译码与BPSK调制下(5,7)卷积码的编码和维特比译码的BER特性(QPSK modulation under (5,7) convolutional code encoding and Viterbi decoding and BPSK modulation (5,7) convolutional code encoding and Viterbi BER characteristic)
- 2020-12-12 20:09:15下载
- 积分:1
-
0720_03_AD_uart
基于fpga的verilog实现ad及uart,并进行仿真验证(Verilog based on FPGA implements AD and uart, and carries out simulation verification)
- 2019-01-21 20:52:46下载
- 积分:1
-
UVM
uvm验证方法学入门。step by step,适合IC验证人员入门(uvm verification methodology started. step by step, for IC verification personnel entry)
- 2015-04-05 23:14:20下载
- 积分:1
-
SVPWM
SVPWM脉冲的产生。
- 2023-01-16 18:20:04下载
- 积分:1
-
frequency
基于FPGA的频率测量,能测量方波信号的频率、占空比、相位差。范围100mHz~200MHz,精度0.0001Hz(The frequency measurement based on FPGA can measure the frequency, duty cycle and phase difference of the square wave signal. Range 100mHz~200MHz, precision 0.0001Hz)
- 2018-06-29 16:48:41下载
- 积分:1
-
frame_decode_and_encode
一个用Verilog编写的编帧、解帧及码速匹配的程序,相当经典(Verilog prepared with a series of frames, frames and solutions yards speed matching procedures, rather classic!)
- 2006-07-12 15:10:07下载
- 积分:1
-
CycloneIIFPGA chip
基于cycloneIIFPGA芯片Ep2c5t144c8的解调程序,用VHDL语言生成-CycloneIIFPGA chip-based demodulation Ep2c5t144c8 procedures, using VHDL language generation
- 2023-05-02 05:35:04下载
- 积分:1
-
Variable Reduction Testbench通过对变量进行相关性分析来实现减少变量的目的。...
Variable Reduction Testbench通过对变量进行相关性分析来实现减少变量的目的。-Variable Reduction Testbench is a MATLAB module that allows the application of several methods for variable reduction based on correlation analysis
- 2022-03-21 18:04:20下载
- 积分:1
-
Xilinx FPGA make 50 smaller
Xilinx FPGA make 50 smaller-Xilinx FPGA make 50 smaller
- 2022-06-14 18:24:14下载
- 积分:1
-
点阵汉字显示的VHDL原程序.综合实验课程的程序,完全可以用的 希望大家支持啊...
点阵汉字显示的VHDL原程序.综合实验课程的程序,完全可以用的 希望大家支持啊-Dot-matrix characters shown in the original VHDL program. Comprehensive experimental program procedures, can be used to hope you will support the ah
- 2022-03-25 16:49:49下载
- 积分:1