-
基于VHDL的电梯系统
应用背景基于VHDL实现四层电梯的运动，实现电梯的正常运转关键技术VHDL，状态机，编译码器，触发器，比较器。
- 2023-02-04 04:40:04下载
- 积分：1
-
一个比较经典的用VHDL实现的FIFO论文
一个比较经典的用VHDL实现的FIFO论文-Instance, the birthday of power wilt lift stamp cavity using VHDL wife of mother
- 2023-02-23 09:35:03下载
- 积分：1
-
pinlvji
频率计
测量范围1-100MHz
测量阈值0.1s
计数部分为FPGA/CPLD
语言VHDL
显示部分为51
单片机加八位数码管
语言C(Frequency meter
Measuring range 1-100 MHZ
Measure threshold is 0.1 s
Count part of FPGA/CPLD
Language VHDL
Display part of 51
MCU with eight digital tube
Language C)
- 2020-10-30 20:39:55下载
- 积分：1
-
mun_base
adfvff f fdfs f dvdsz dz vdzsvd hdfdgvaz
- 2019-03-28 07:33:03下载
- 积分：1
-
systemgendesignguide
这是使用systemgenerator的一个入门程序和范例使用matlab和system generator共同实现，并配有教学文档，清晰简单，易懂(This is an entry using systemgenerator procedures and examples using matlab and the system generator together to achieve, and with a teaching document, clear and simple and easy to understand)
- 2011-02-06 16:32:40下载
- 积分：1
-
LEDtest
vhdl 实现fpga 闪灯控制 流水线闪灯 还用signalTAP进行检测，给初学者参考(vhdl fpga flash control lines to achieve flash is also used signalTAP testing, to advanced users)
- 2010-06-10 16:27:57下载
- 积分：1
-
PWM
verilogHDL语言编写，简单的FPGA脉冲程序，初学者必备。(verilogHDL language, a simple FPGA pulse program, beginners must.)
- 2012-12-27 11:54:45下载
- 积分：1
-
fir滤波器，Verilog语言写的，容易看懂
fir滤波器，Verilog语言写的，容易看懂-fir filter, Verilog language written in easy to understand
- 2023-03-26 01:30:04下载
- 积分：1
-
a program which divides the clock by 3
a program which divides the clock by 3
- 2022-01-25 14:21:33下载
- 积分：1
-
svpwm3
说明： 基於空間向量調變的開關法，在於載波做比較切出方波再送至開關讓馬達啟動(Based on the switching method of space vector modulation, the square wave is cut out for carrier comparison and sent to the switch to start the moto)
- 2019-01-04 16:07:37下载
- 积分：1
