登录
首页 » VHDL » 用FPGA实现数字锁相环,开发环境为ISE

用FPGA实现数字锁相环,开发环境为ISE

于 2022-06-22 发布 文件大小:174.31 kB
0 44
下载积分: 2 下载次数: 2

代码说明:

用FPGA实现数字锁相环,开发环境为ISE-Using FPGA digital phase-locked loop, development environment for ISE

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 本文为verilog的源代码
    本文为verilog的源代码-In this paper, the source code for Verilog
    2022-01-24 19:02:52下载
    积分:1
  • hdlc
    HDLC通信协议,FPGA实现,包含源文件和仿真测试文件。(HDLC comunication)
    2014-08-28 21:37:31下载
    积分:1
  • Lcd
    说明:  VHDL资料 很不错的!!!!!!!!!!!(VHDL )
    2009-08-14 22:47:46下载
    积分:1
  • 摘要:本文主要介绍以CPLD 芯片进行十字路口的交通灯的设计,用CPLD 作为交通灯控制器的主控芯片,采用VHDL 语言编写控制程序,利用CPLD的可重复编...
    摘要:本文主要介绍以CPLD 芯片进行十字路口的交通灯的设计,用CPLD 作为交通灯控制器的主控芯片,采用VHDL 语言编写控制程序,利用CPLD的可重复编程和在动态系统重构的特性,大大地提高了数字系统设计的灵活性和通用性。 关键词:CPLD;VHDL;交通灯控制器 中图分类号:TP39 Abstract :This paper introduces the electronic-traffic lamp, which is based on the VHDL and is completed by-Abstract: This paper introduces the CPLD chip to the traffic lights at the crossroads of design, traffic lights with CPLD as the master controller chip, the use of VHDL language control procedures, the use of CPLD re-programming and dynamic system reconfiguration in the features greatly enhance the digital system design flexibility and versatility. Keywords: CPLD VHDL traffic lights controller CLC number: TP39 Abstract: This paper introduces the electronic-traffic lamp, which is based on the VHDL and is completed by
    2022-05-20 22:55:36下载
    积分:1
  • shuzihongdianlu
    数字钟电路的实现,可以24小时计时,可调整时间!(Digital clock circuit implementation, a 24-hour timer, adjustable time!)
    2013-08-18 14:49:14下载
    积分:1
  • A4_Led3
    说明:  led学习控制l44444444444444(led verilog led ccccccc)
    2019-05-06 09:38:14下载
    积分:1
  • soble
    基于FPGA的Sobel边缘检测算法的实现与仿真。此程序提供算法的verliog实现。(Implementation and Simulation of Sobel edge detection algorithm based on FPGA. This program provides the verliog implementation of the algorithm.)
    2017-08-30 16:06:04下载
    积分:1
  • VHDL的循环冗余校验发生器和接收器
    VHDL cyclic redundancy check generator und receiver
    2022-01-23 11:24:26下载
    积分:1
  • Several common multiplier Verilog, VHDL code
    几种常用乘法器的Verilog、VHDL代码-Several common multiplier Verilog, VHDL code
    2022-03-12 09:47:07下载
    积分:1
  • fir_512_378_mux
    512阶高速FIR成型滤波器,四相位复用,树形加法和多级流水线结构。(512-order high-speed FIR shaping filter, four-phase re-use, tree addition and multi-stage pipeline structure.)
    2009-10-14 18:25:24下载
    积分:1
  • 696532资源总数
  • 103709会员总数
  • 38今日下载