登录
首页 » VHDL » Based on the VHDL language for selecting the three sequences, you can have a cyc...

Based on the VHDL language for selecting the three sequences, you can have a cyc...

于 2023-08-16 发布 文件大小:2.81 kB
0 20
下载积分: 2 下载次数: 1

代码说明:

基于VHDL语言的3级序列的产生,可以循环产生周期为7的m序列 -Based on the VHDL language for selecting the three sequences, you can have a cycle for cycle 7 m sequence

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DE2_115_pin_assignments
    de2-115引脚的配置,quartusII的设置(de2-115 configuration pins, quartusII settings)
    2020-07-01 13:40:02下载
    积分:1
  • xilinx 开发板程序,LED灯控制程序
    xilinx 开发板程序,LED灯控制程序-Xilinx development board procedures, LED lamp control procedures
    2022-08-08 23:14:07下载
    积分:1
  • dianzhen
    基于FPGA的16*16点阵中文LED显示,另带有几个简单的中文汉字的点阵数据。(FPGA-based 16* 16 dot matrix Chinese LED display, and the other with a few simple lattice data Chinese characters.)
    2014-05-30 21:47:37下载
    积分:1
  • this project is based on 8*3 encoder and 3*8 decoder using vhdl.this is the 100...
    this project is based on 8*3 encoder and 3*8 decoder using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on 8*3 encoder and 3*8 decoder using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural
    2022-07-15 18:56:36下载
    积分:1
  • greedy_snake
    基于Basys2开发板实现VGA输出,PS/2键盘接入的贪吃蛇游戏,键盘上下左右控制方向,小键盘+键控制速度,小键盘回车开始游戏,空格暂停游戏。(Basys2 based development board to achieve VGA output, PS/2 keyboard access Snake game, up and down the keyboard to control the direction, speed control keypad+ key keypad Enter to start the game, pause the game space.)
    2021-03-27 17:09:12下载
    积分:1
  • Lossless_Compression_Method_for_Bayer_Image_and_FP
    描述Bayer图像无损压缩的一种先进算法及其如何在FPGA上实现(Description Bayer Image is an advanced lossless compression algorithms in the FPGA to achieve and how)
    2010-08-31 12:24:49下载
    积分:1
  • verilog_DATA_displays
    使用verilog语言,滚动显示“verilog”字符串程序代码及相关说明(Using verilog language, scrolling display " verilog" string code and instructions)
    2014-01-16 10:49:55下载
    积分:1
  • 高清电子书-Verilog HDL数字系统设计教程4本合集
    说明:  高清电子书4本合集-Verilog HDL数字系统设计教程4本合集(Digital circuit design Verilog HDL digital system design)
    2021-02-03 16:05:58下载
    积分:1
  • 以VHDL为第一通用代码的N位加法器
    32位加法器作为VHDL编写的第一个代码;
    2023-08-19 21:05:03下载
    积分:1
  • 该程序实现的是10进制的计数器,具有置位复位的功能。
    该程序实现的是10进制的计数器,具有置位复位的功能。-the program is the band of 10 counters, with the home-reset function.
    2022-02-25 09:51:44下载
    积分:1
  • 696524资源总数
  • 103920会员总数
  • 65今日下载