-
用verilog写的，基于查表法实现的LOG10运算器，在Altera FPGA中应用。...
用verilog写的，基于查表法实现的LOG10运算器，在Altera FPGA中应用。-It is a verilog design of LOG10 calculation unit, which is based on LUT arithmatic. And it is applicated in Altera FPGA.
- 2022-08-17 06:30:14下载
- 积分：1
-
异步FIFO的实现可以全面、可核查的]关键词：…
异步FIFO的实现，可综合，可验证]
keywords:almost_full,full,almost_empty,empty-The realization of asynchronous FIFO can be comprehensive, verifiable] keywords: almost_full, full, almost_empty, empty
- 2022-03-14 05:09:12下载
- 积分：1
-
使用正弦波Modelsim仿真生成程序
用modelsim仿真一个正弦波产生程序-modelsim simulation using a sine wave generated procedures
- 2022-08-20 03:57:11下载
- 积分：1
-
在Quartus环境中，采用VHDL语言编写的出租车计费系统，系统共分为分频、状态切换、记程、计费等模块，模仿现实中出租车计费。...
在Quartus环境中，采用VHDL语言编写的出租车计费系统，系统共分为分频、状态切换、记程、计费等模块，模仿现实中出租车计费。-In the Quartus environment, the use of VHDL language taxi billing system, the system is divided into sub-frequency, state switching, recording process, billing and other modules, to imitate reality, taxi billing.
- 2022-02-25 18:59:33下载
- 积分：1
-
T144_PER_lcd1602
EP2C5T144 驱动 LCD1602液晶(LCD1602 LCD driver EP2C5T144)
- 2009-05-31 15:48:36下载
- 积分：1
-
buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键...
buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键-buffer_display is 4X4KEYPAD output module. It showed six consecutive Press
- 2022-12-12 05:35:03下载
- 积分：1
-
write VHDL 8051 kernel, available, convenient, can be downloaded interested in t...
VHDL写的8051内核,可用的,好用,有兴趣可下载,在外国网站下载的-write VHDL 8051 kernel, available, convenient, can be downloaded interested in the foreign website
- 2022-01-25 17:39:39下载
- 积分：1
-
用例化语句和case语句编写的全加器的VHDL描述。
用例化语句和case语句编写的全加器的VHDL描述。-Of statements were prepared using the full adder of the VHDL description.
- 2022-01-26 02:45:15下载
- 积分：1
-
c_xapp260
xilinx应用指南xapp260的中文翻译版本。利用 Xilinx FPGA 和存储器接口生成器简化存储器接口。本白皮书讨论各种存储器接口控制器设计所面临的挑战和 Xilinx 的解决方案，同时也说明如何使用 Xilinx软件工具和经过硬件验证的参考设计来为您自己的应用（从低成本的 DDR SDRAM 应用到像 667 Mb/sDDR2 SDRAM 这样的更高性能接口）设计完整的存储器接口解决方案。(The use of Xilinx FPGA and Memory Interface Generator to simplify memory interface. This white paper discusses the various memory interface controller design challenges facing
Warfare and Xilinx solutions, but also explains how to use Xilinx
Software tools and hardware-proven reference designs to be for your own
With (from low-cost DDR SDRAM applications to such as 667 Mb/s
This higher performance DDR2 SDRAM interface) design a complete deposit
Storage device interface solution.)
- 2009-11-03 10:01:20下载
- 积分：1
-
EPM570
非常好的EPM570(CPLD)学习程序源码,适合初学者,能让其快速入门(Very good EPM570 (CPLD) learning program source code, suitable for beginners, allowing its Quick Start)
- 2013-09-11 10:18:59下载
- 积分：1
